


NON-INVERTING ONE-OF-EIGHT DECODER

MC4300/MC4000 series

MC4048P*



ENABLE INPUT TRUTH TABLE (POSITIVE LOGIC)


E	E	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
0	0	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1

FUNCTION ENABLED


The MC4048P is derived from the XC171 128-bit Read Only Memory. A 3-bit binary address selects the desired word for the 8-bit output, and the selected output goes to a logic "1". The function enable input, D, is useful for expansion of the decoding function. When D is a logic "0" all outputs are logic "0". A logic "1" on D produces a logic "1" on the selected output.

Features:

- Address times < 50 ns
- Outputs sink 16 mA
- Output capacitance < 7.0 pF @ 1.5 V



REPRESENTATIVE CIRCUIT SCHEMATIC



*P suffix = 16-pin dual in-line plastic package (Case 612).

MC4048P (continued)

INPUT and OUTPUT LOADING FACTORS with respect to MTTL and MDTL families

FAMILY	MC4048 INPUT LOADING FACTOR	MC4048 OUTPUT LOADING FACTOR
MC4000	1.0	10
MC400	1.0	10
MC2000	0.67	7
MC3000	0.7	7
MC7400	1.0	10
MC830	1.15**	11

Note: Differences in MC4000 series loading factors result from differences in specifications for each family.

** Applies only when input is being driven by MDTL gate with 2 k ohm pullup resistor. Logic "1" state drive limitations of gates with 6 k ohm pullup resistors reduce drive capability to fan-out of 3.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.5 to +7.0	Vdc
Supply Operating Voltage Range	V _{CC}	4.5 to 5.5	Vdc
Input Voltage	V _{in}	-1.5 to +5.5	Vdc
Operating Temperature Range	T _A	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

ELECTRICAL CHARACTERISTICS (T_A = 0 to +75°C)

Characteristic	Symbol	Min	Max	Unit
Address Input Forward Current (V _A = 0, V _{CC} = 5.0 Vdc)	I _F	-	1.6	mAdc
Enable Input Forward Current (V _E = 0, V _{CC} = 5.0 Vdc)	I _F	-	1.6	mAdc
Address Input Leakage Current (V _A = 5.5 Vdc, V _{CC} = 5.0 Vdc)	I _R	-	100	μAdc
Enable Input Leakage Current (V _E = 5.5 Vdc, V _{CC} = 5.0 Vdc)	I _R	-	100	μAdc
Logical "0" Output Voltage (I _{OL} = 16 mAdc, V _{IL} = 0.9 Vdc, V _{IH} = 2.0 Vdc, V _{CC} = 4.75 Vdc)	V _{OL}	-	0.45	Vdc
Logical "1" Output Voltage (I _{OH} = 0.5 mAdc, V _{IL} = 0.9 Vdc, V _{IH} = 2.0 Vdc, V _{CC} = 4.75 Vdc)	V _{OH}	2.5	-	Vdc
Power Supply Drain Current (Memory Enabled, V _{CC} = 5.25 Vdc) (Memory Disabled, V _{CC} = 5.25 Vdc)	I _{PD} max I _{PD} min	- -	85 55	mAdc

SWITCHING TIMES (V_{CC} = 5.0 Vdc)

Positive Input Address to Positive Output	I _{OL} = 10 mA driving 30 pF	t _{A+B+}	-	50	ns
Negative Input Address to Negative Output		t _{A-B-}	-	50	ns
Positive Input Address or Enable to Negative Output		t _{A+B-} or t _{E+B-}	-	50	ns
Negative Input Address or Enable to Positive Output		t _{A-B+} or t _{E-B+}	-	50	ns