16-BIT SCRATCH PAD MEMORY CELL

MC4304F, L • MC4305F, L* MC4004F, L, P • MC4005F, L, P*

This 16-Bit memory cell serves as the basic building block for scratch pad memory systems having cycle times of less than 100 ns. The basic cell provides 16 words of one-bit memory operating in the non-destructive readout (NDRO) mode.

The memory contains 16 flip-flops arranged in a fourby-four matrix. A single bit of the matrix is selected by driving one of four X select lines and one of four Y select lines above the select threshold. Two sense amplifiers are shared by all 16 bits and provide a double rail output from the selected bit. The sense output of many devices can be "wired ORed" together since the output stage does not have a pullup resistor or network. Two write amplifiers allow a "1" or a "0" to be written into a selected bit.



- OPERATING SEQUENCE -





- (1) All X and Y selection lines and both write inputs are low (less than +0.8 V).
- 2 Desired bit selected by driving the appropriate X and Y select lines more positive than +2.1 V.
- 3 After the turn-on delay time(tpd_), the S"1" output will be low (less than +0.45 V) and the S"0" output will be high (more than +2.5 V), providing that a "1" is stored in the selected bit.

*F suffix = TO-86 ceramic flat package (Case 607). L suffix = TO-116 ceramic dual in-line package (Case 632).

P suffix = TO-116 plastic dual in-line package (Case 605).



FIGURE 2 - WRITE MODE TIMING DIAGRAM



CIRCUIT SCHEMATIC

			2										-							A LINNIN A	ICUL CURRENT VULLAUE VALUES	ALVLU					-	
Test procedures are shown for only one bit.	wn for on	ly one	bit.												Am							Volts	ts		1			
Other bits are tested in	the same	nanner									۴ ا	@ Test Temperature		Pr*	145	3	3	,	V., J	Υ	۲,	~		Υ.	1	Vcr	BV	
												(-55°C		+	+	1.0	3.0	0.75	0.85	+	+	4.5	+	+	+	t	s .	
									MC4.	MC4304*, MC4305	AC4305			-	20	1.0	3.0	0.75	0.85	0.9	0	4.5	-	+	+	5.0	1.0	
												~	°C 40	4	20	1.0	3.0	0.75	0.85	0.9	0	4.5	-	2.2	5.5	5.0		
												-	0°C 40	1	20	1.0	3.0	0.8	1.0	1.0	0	4.5	\vdash	2.1	5.5	5.0		
									MC4	MC4004*, MC4005	AC4005		°C 40	-	20	1.0	3.0	0.8	1:0	1,0	0	4.5	-	2.1	5.5	5.0	7.0	
												(+75°C		-	20	1.0	3.0	0.8	1.0	1.0	0	4.5	-	2.1	5.5	5.0		
	1.17	1	MC430	MC4304, MC4305		Test Limits	2	WC	MC4004, MC4005 Test Limits	MC4005	Test L	mits	-				1 ¹	ST CURP	TION/ IN:	AGE APPI	IED TO PIL	TEST CURPENT /VOLTAGE APPLIED TO PINS LISTED RELOW	RELOW.				Γ	
		1	-55°C	+	195°F	19501+	-o-	J.U	C+	1.95°F	75°C+	-				-												
Characteristic	Symbol	Test	Min Ma	-			+	Min Max		1.1	Min Max	ax Unit	-	1so.	-	M	I _{xr}	V	V in 2	> ""	۲,	>*		**^	Vout V	V _{cc} B	BV _{ckt}	Gnd
Input		-	1	1								14				1		1.	1.1.1			1				-	-	
Forward Current Address Lines	1F	<i>с</i> о и	77		75	- 11		-13.5		-13.5	13.	1.5 mAdc	e te	ч., У			••••	10	11		es 10	5,6,7,8				4 4		1,2,9,10,13,14
Write Inputs	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	+	+	1.	7		0						14		+				1	-	6	-	-	1		4	+-	1.2.3.5.6.7,8,10,13,14
		13	7	33 -	-1.33		1.33 -	- T		- 1		- 1	qc		+				0	-	13	-	+	-+	-	4	-	1,2,3,5,6,7,8,9,10,14
Leakage Current Address Lines	IR	e	- 0.4	1 1	0.4		0.4	0.4	÷	0.4	- 0.4	4 mAdc 4 mAdc	k k					90 y		17		с, 13 С 13				44		1,2,5,6,7,8,9,10,13,14
Write Inputs		+	1		+		0.1	1		0.1	- 0.1	- ·	2 4	-						1	1	o ;	-			4 .	1.	1,2,3,5,6,7,8,10,13,14
	1	+	-	-	+	-	+	5	+	1.0	+				+	-			1	-		13	+	+	+	*	+	1,2,3,0,6,1,8,9,10,14
Breakdown Voltage Address Lines	BVin	0 10 0 10	5.5	5 2 2 2	11	5.5		5.5	5.5	1 1	5.5	Vdc		0	-	1.1	ო თ	с. Т. т.	· • •	• •		1				44	• •	1,2,5,6,7,8,9,10,13,14
Write Inputs		9 5 13	5.5	5.5		5.5	10 10 1 1	5.5	5.5 2.2	1.1	5.5	·Vdc		• •		9 13	1.1		- i - i			1.1	-			44		1,2,3,5,6,7,8,10,13,14
Output (Note 1)			-		1		-	-								-							-	-	-			
Output Voltage	:											- S.		24		12		-		a				01.3.0				
Logic "0" Level	Vour "0"	12	- 0.45	45 -	0.45	0	0.45 -	- 0.45	1	0.45	- 0.45	15 Vdc	0	12	1							ŀ	t	3,5		4	1.	1,2,6,7,8,9,10,13,14
Write "0" Inhibit	:	1	1	1		1.10	1	1			1.		-					3,5			13	6	$\left \right $	+		4		1,2,6,7,8,10,14
Logic "0" Level	Vout "0"	12	- 0.45	+2 -	0.45	0	0.45 -	0.45	12	0.45	- 0.45	45 Vdc	0	12	+			i,	•	i.	•		1	3,5		4		1,2,6,7,8,9,10,13,14
Write "0"	:	1.	1.			1	1					Ľ	-			-				13	-		1	3,5,9		4		1,2,6,7,8,10,14
Logic "0" Level	Vout "0"	11	- 0.45		0.45	0	0.45 -	0.45	1	0.45	- 0.45	45 Vdc	2	11	-		,	ŕ	•		•			3, 5	-	4		1,2,6,7,8,9,10,13,14
Write "1" Inhibit	:		1	1				1	1		1	-	-	•	+			3,5	••	•	6	13	-	-		4		1,2,6,7,8,10,14
Logic "0" Level	Vout "0"	п	- 0.45	45 -	0.45	-	0.45 -	0.45		0.45	- 0.45	45 Vdc	2	11	-	1		1	-	-	•		-	3, 5		4	•	1,2,6,7,8,9,10,13,14
Write "1"	:		1. 1.						1	-		-	_	1	-	1				6	1		3,:	3,5,13		4		1,2,6,7,8,10,14
Logic "0" Level	Vout "0"	12	- 0.45	45 -	0.45	- 0	0.45 -	0.45	1	0.45	- 0.45	15 Vdc	2	12		1			-	•	Ý	-	-	3, 5	-	4		1,2,6,7,8,9,10,13,14
Leakage Current Write "1"	1		•			1		- 1	1	,		-		.'	-		1		•	6	•		3,6	3,5,13		4	,	1,2,6,7,8,10,14
Leakage Current	^I OLK	12	- 0.25	25 -	0.25	•	0.25 -	- 0.25	•	0.25	- 0.25	25 mAde	dc	•		: :		1	3,5	•		•	-	-	12	4		1,2,6,7,8,9,10,13,14
Write "0"	:			!	•		1	·	•			•	-	,	-			1	•	13	•			3,5,9		4		1,2,6,7,8,10,14
Leakage Current	IOLK	=	- 0.25	25 -	0.25	•	0.25 -	- 0.25		0.25	- 0.25	25 mAdc	dc	•	-		•		3,5		-		_	-	11	4		1,2,6,7,9,10,13,14
Write "1"	:			1.				•			-	-		1	-			1	•	'	-	13		3,5,6,7,8		4		1,2,9,10,14
Leakage Current	IOLK	=	- 0.25	- 52	0.25	5	0.25 -	- 0.25		0.25	- 0.25	_	mAde	•	1		•	•	•	1	1.	•		3,5,6,7,8	п	4		1,2,9,10,13,14
Write "0"	:		·	1				-	-		-								•		'	6		3,5,6,7,8		4	-	1,2,10,13,14
Leakage Current	IOLK	12	- 0.25	25 -	0.25	9	0.25 -	- 0.25	•	0.25	- 0.25	125	mAdc	1		•		•	•	'	•	•		3,5,6,7,8		4		1,2,9,10,13,14
Power Requirements (Total Device) Power Supply Drain	Ipn	4	65	1	65		65	- 72		13	- 12	72 III	mAdc	1				•		'						4		1,2,3,5,6,7,8,9,10,13,14
Power Supply Breakdown	lckt	4		·	95	1	 :	1		105		- m	mAdc	•	-				ļ.		1		-	-			4 1	1,2,3,5,6,7,8,9,10,13,14
Current		-	-			1		_	-	-	-	-	-			-									•			

MC4304F,L, MC4305F,L /MC4004F,L,P, MC4005F,L,P (continued)

^{*}Prime Fan-Out Note 1. Output logic "0" voltage and leakage current measurements are made as part of a functional test of a memory. Note 1. Output logic "0" voltage ya a coule asterisk (**) are preconditioning procedures for the subsequent test. All power supply and input voltages must be maintained between tests.



SWITCHING TIME TEST CIRCUIT

VOLTAGE WAVEFORMS AND DEFINITIONS



MC4304F,L, MC4305F,L /MC4004F,L,P, MC4005F,L,P (continued)

SWITCHING TIME TEST PROCEDURES

(Letters shown in test columns refer to waveforms)

		Pin					li	nput P	in				Out	tput		Li	mits
Test	Symbol	Under Test	3 ×1	2 X2	1 X3	14 X ₄	5 Y1	6 Y2	7 Y ₃	8 Y4	9 W"0"	13 W"1"	11 S~0″			MC4304-5 ns max	MC4004-5 ns max
Turn-Off Delay Time		-	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	Gnd	3.0 V	_	-	-	-	
(Address Lines to	••	-	3.0 V	Gnd	Gnd	Gnd	3.0 V	Gnd	Gnd	Gnd	3.0 V	Gnd	-		-		-
Sense "0" Output)	tpd+	11	A	Gnd	Gnd	Gnd	A	Gnd	Gnd	Gnd	Gnd	Gnd	в	-	30	23	23
	tpd+	11	A	Gnd	Gnd	Gnd	A	Gnd	Gnd	Gnd	Gnd	Gnd	B	-	200	35	35
Turn-Off Delay Time		- 1	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	Gnd	-	-	-	-	_
(Address Lines to	···	-	3.0 V	Gnd	Gnd	Gnd	3.0 V	Gnd	Gnd	Gnd	Gnd	3.0 V	-	-	-	-	-
Sense "1" Output)	tpd+	12	A	Gnd	Gnd	Gnd	A	Gnd	Gnd	Gnd	Gnd	Gnd	-	B	30	23	23
	tpd+	12	A	Gnd	Gnd	Gnd	A	Gnd	Gnd	Gnd	Gnd	Gnd	-	в	200	35	35
Turn-On Delay Time		-	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	Gnd	3.0 V	-	-	-	-	-
(Address Lines to	••		3.0 V	Gnd	Gnd	Gnd	3.0 V	Gnd	Gnd	Gnd	3.0 V	Gnd	1	1	-	-	
Sense "0" Output)	tpd-	11	Α	Gnd	Gnd	Gnd	Α	Gnd	Gnd	Gnd	Gnd	Gnd	B	-	30	23	23
	tpd-	11	A	Gnd	Gnd	Gnd	A	Gnd	Gnd	Gnd	Gnd	Gnd	в	-	200	35	35
Turn-On Delay Time	••	-	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	Gnd	-	-	-	-	-
(Address Lines to	••	- 1	3.0 V	Gnd	Gnd	Gnd	3.0 V	Gnd	Gnd	Gnd	Gnd	3.0 V	-	-	-	-	-
Sense "1" Output)	^t pd-	12	Α	Gnd	Gnd	Gnd	Α	Gnd	Gnd	Gnd	Gnd	Gnd	-	B	30	23	23
	tpd-	12	A	Gnd	Gnd	Gnd	A	Gnd	Gnd	Gnd	Gnd	Gnd	-	B	200	35	35
Turn-Off Delay Time			3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	Gnd	3.0 V	-	-	-	-	-
(4 Bits) (Address Lines	••	-	3.0 V	Gnd	Gnd	Gnd	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	Gnd	-	-	-	-	-
to Sense "O" Output)	tpd+	11	A	Gnd	Gnd	Gnd	A	Α	A	A	Gnd	Gnd	в	-	30	35	35
Turn-Off Delay Time	••	-	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	3.0 V	Gnd	-	-	-	_	_
(4 Bits) (Address Lines to Sense "1" Output)		-	3.0 V	Gnd	Gnd	Gnd	3.0 V	3.0 V	3.0 V	3.0 V	Gnd	3.0 V	~	-	-	-	-
	tpd+	12	A	Gnd	Gnd	Gnd	A	A	A	A	Gnd	Gnd	-	в	30	35	35
Write Recovery Time	1 wr	12	3.0 V	Gnd	Gnd	Gnd	3.0 V	Gnd	Gnd	Gnd	E	c		D	30	40	40
		11	3.0 V	Gnd	Gnd	Gnd	3.0 V	Gnd	Gnd	Gnd	E	С	F	-	30	40	40
																ns min	ns min
Write Pulse Width	two	-					Tes	ted du	ring t _v	, tests						25	25

*Capacitance value for load of the Switching Time Test Circuit

• • Preconditioning procedures for subsequent test.