

MC4306F,L* MC4006F, L, P*



LOW-LEVEL INVERTER



HIGH-LEVEL GATE



F suffix = TO-86 ceramic flat package (Case 607).

L suffix = TO-166 dual in-line ceramic package (Case 632).
P suffix = TO-116 dual in-line plastic package (Case 605).

This device converts three lines of input data to a one-of-eight output. The enable line provides an inhibit capability and also allows the decoder to be expanded for larger decoder systems.

The 3-input/8-output decoder consists of high-level and low-level gates internally connected for minimum power consumption and maximum driving capabilities. The enable gate must be in the low state to perform the decode operation shown in the truth table.

The propagation delays shown in the charts are typical and vary according to loading, interconnection wiring length, and the number of logic levels involved.

= 0				TR	UTH T.	ABLE		1.	_	
с	в	A	<u>ā</u> 7	<u>ā</u> 6	Q 5	Q4	ā3	ā2	ā1	āo
0	0	0	1	1	1	1	1	1	1	0
0	0	1	1	1	1	1	1	1	0	1
0	1	0	1	1	1	1	1	0	1	1
0	1	1	1	1	1	1	0	1	1	1
1	0	0	1	1	1	0	1	1	1	1
1	0	1	1	1	0	1	1	1	1	1
1	1	0	1	0	1 -	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1

1 = High State 0 = Low State

TYPICAL TURN-ON DELAY TIMES (ns) $T_A = 25^{\circ}C, C_T = 25 \rho F$

INPUT	Ō0	ā1	ā2	āз	ā4	Q 5	Ō6	ā7
A	11.5	16.0	11.5	16.0	11.5	16.0	11.5	16.0
в	11.5	11.5	160	16.0	11.5	11.5	16.0	16.0
с	11.5	11.5	11.5	11.5	16.0	16.0	16.0	16.0
Ē	13.5	13.5	13.5	13.5	13.5	13.5	13.5	13.5

TYPICAL TURN-OFF DELAY TIMES (ns) $T_A = 25^{\circ}C, C_T = 25 \text{ pF}$

INPUT	āo	ā1	ā2	ā3	Q 4	Q 5	Ō6	ā7
A	14.0	19.5	14.0	19.5	14.0	19.5	14.0	19.5
в	14.0	14.0	19.5	19.5	14.0	14.0	19.5	19.5
с	14.0	14.0	14.0	14.0	19.5	19.5	19.5	19.5
Ē	14.5	14.5	14.5	14.5	14.5	14.5	14.5	14.5

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one input and one output. Test other inputs and outputs in the same manner. Addi-tionally, test all input-courput combinations according to the truth table.

2		4		6 6	13 13	0 0								L					[₽]		DENIT //	OLTAC	TEET CUDDENT / V/N TAGE VALUES					F
				04	4								@Tect			Am	1.0		-		KENI	VULIAG	Values					-
9		8		Q5	3							Ter	Temperature	re lou	-	louz loh	_s _	-	× 4	*	>"	>"	V _{RH}	Vmex	* Vcc	Vccl	VccH	
				06	Î	3						-	-55°C				-1.6	'	1.1	2.0	0.4	2.4	4.0	-	5.0		\vdash	
						15					×	MC4306	+25°C		+	1	-1.6 1.0			-+		2.4	4.0	7.0	-+-	-	-	
6	1	0		6	Ī								12°	25 C 18.4	4 16		-1.6	+	8.0	1.8	0.4	4.2	9.4	-	5.0	4.5	0.0	7
											W	MC4006	+25°C		++		-1.6 1.0	0 -10	+ +			2.5	4.0	7.0		+ +-	++	TT
ä	-			MC4306	Test Limits	mits	-		W	MC4006 Test Limits	est Lim	Its		-	-	-	1		DDCMT	TION	ACE AE	Diten .			-	-	-	
Under	<u> </u>	-55°C		+25°C	-	+125°C		0°C	-	+25°C	-	+75°C			+	ł	-								-			
Test		Min	×	Min M	X	Min N	×	Min Max	N	n Max	Z	Max	Unit		1 1012	L2 IOH	H I	- I	V,h	N.	۲,	>"	VRH	Vmax	* V _{cc}	Vcct	VccH	Gnd
ŝ			-1.6	- 7	-1.6		-1.6	1.6	9	-1.6	1. 10	-1.6	mAde						- 10	,	ŝ	•	•			•	14	4
5	5	30	40	4	40		40	40	-	40	•	40	μAdc					1		4		3	•				14	2
	5			5.5			•		5.5	1	1		vdc	•			С	•		•		•			• •		14	2
30. 1	5			•7	-1.5		1.1	· •		-1.5		1.	Vdc	. 14	•			ŝ		•		1	•		1	14	<u>.</u> :	2
	1		0.4	.0	4	•	0.4	- 0.4	4	0.4		0.4	Vdc	-	'	•	2 2 ¹	•	œ	5.6.9		. 3		•			14	~
1.5	1		0.4	.0	4	0	0.4 -	0.4	4	0.4		0.4	Vdc	1	1		•	•	80	5.6.9		•		. 1.	•	14	•	2
1	1	2.4	-	2.4	~	2.4	- 5	•	2.5		2.5	•	Vdc	•	1	1	•	•	۰.	5,6,8,9		•		•		14	. • •	2
		-20	-65	- 20	-65	- 20	-65 -20	0 -65	5 -20	0 .65	-20	-65	mAdc		1	•	•	•				•	8	•	. 14	•	ан. 12 г.	1.7
	Ξ			- 51	-					51		· · · ·	mAdc	· · ·									5,6.8.9	14				
	14	1.		- 34	-	1		-	·	34	·	•	mAdc	•		•	-				8		5.6,9		14		•	-

MC4306F,L, MC4006F,L,P (continued)

FAMILY	MC4306 INPUT LOADING FACTOR	MC4306 OUTPUT LOADING FACTOR	FAMILY	MC4006 INPUT LOADING FACTOR	MC4006 OUTPUT LOADING FACTOR
MC4300	1.0	10	MC4000	1.0	10
MC500	1.2	12	MC400	1.0	10
MC2100	0.8	8	MC2000	0.67	6
MC3100	0.8	8	MC3000	0.8	8
MC5400	1.0	10	MC7400	1.0	10
MC930	1.0*	10	MC830	1.15*	12

INPUT AND OUTPUT LOADING FACTORS with respect to MTTL and MDTL families

SWITCHING TIME TEST CIRCUIT



SWITCHING TIME TEST PROCEDURES (TA = 25°C)

				-	LIN	1ITS
TEST	Ē	с	ā3	ā7	Max	Unit
t _{pd+} (C to Q 3)	Gnd	x	z	-	20	ns
t _{pd-} (C to 03)	Gnd	x	z	-	17	ns
t _{pd+} (C to 07)	Gnd	x	_	Y	29	ns
t _{pd-} (C to 07)	Gnd	×	-	Y	23	ns
t _{pd+} (Ē to 07)	×	2.5 V	-	z	21	ns
tpd- (Ē to 07)	×	2.5 V	-	z	20	ns

VOLTAGE WAVEFORMS





TYPICAL SWITCHING TIMES

(su)

(su)

DELAY TIME

tpd+, TURN-OFF

150



FIGURE 3 ~ TURN-ON DELAY TIME versus TEMPERATURE



FIGURE 4 - TURN-OFF DELAY TIME versus TEMPERATURE



FIGURE 5 – TURN-ON DELAY TIME versus CAPACITIVE LOADING 32 Vcc = 5.0 Vdc TA = 25°C 28 24 3 Gates 20 2 Gates 16 12 50 75 100 125 25

CT, CAPACITANCE (pF)

t_{pd-}, TURN-ON DELAY TIME (ns)

FIGURE 6 – TURN-OFF DELAY TIME versus CAPACITIVE LOADING





TYPICAL SWITCHING TIMES (continued)

TYPICAL APPLICATIONS

Combinations of MC4306/4006 decoders can be used to produce various decoding operations. Figure 1 illustrates the use of two of these binary to one-of-eight decoders and one inverter to convert four digital inputs into one of 16 mutally exclusive outputs. In this operation the Enable input of both decoders, in conjunction with the inverter, is used for the fourth digital bit. The D input is low from state 0 thru 7, enabling decoder unit 1 and inhibiting decoder unit 2. For states 8 thru 15 the reverse is true, thus providing the eight additional states needed for the fourth input variable. Outputs 0 thru 15 are selected by the natural binary code on inputs A, B, C, and D; however, the MC4306/4006 can be used to decode any four-bit code by appropriately choosing outputs to correspond to the inputs.

FIGURE 1 - BINARY TO 1-OF-16 DECODER





Figure 2 illustrates the use of nine MC4306/4006 decoders in a 1-of-64 decoder.

If the Enable input is used as a data input terminal, the data bit will appear at the output terminal selected by the address on lines A, B, and C. Thus the MC4306/4006 can be used as an eightline data distributor (demultiplexer). All unselected outputs will be at a logic "1" level. Figure 3 shows two MC4312/4012 four-bit shift registers used in conjunction with an MC4306/4006 to yield an eightbit serial data transmission system. The MC4312/4012's convert eight bits of parallel data to serial for transmission to another part of the system. The MC4306/ 4006 receives the serial data and distributes it to any of eight locations. By holding the address lines of the MC4306/4006 constant, all data bits are routed to the same location where they may be converted to parallel form again. By changing the MC4306/4006 address inputs at the same rate that data is being transmitted, each data bit can be distributed to a different location.



FIGURE 3 - 8-LINE MULTIPLEXED TRANSMISSION SYSTEM



FIGURE 2 - GATED BINARY TO 1-OF-64 DECODER

MC4306F,L, MC4006F,L,P (continued)



TYPICAL APPLICATIONS (continued)

In addition to simply decoding the output state of a counter, the MC4306/4006 can be used to make an ordinary binary counter into an odd-modulus counter. For example, three flip-flops and one MC4306/4006 provide a completely decoded divide-by-five counter as shown in Figure 4. The $\overline{4}$, output is used to set all the flip-flops to the 111 state so that the counter will return to 000 on the next clocking edge. The Enable input is used to prevent false outputs due to rippling of the outputs through intermediate states. Output 7 of the MC4306/4006 is used for the fifth counter output state.