



BINARY TO ONE-OF-EIGHT LINE DECODER

MC4300/MC4000 series


MC4306F,L*
MC4006F,L,P*



LOW-LEVEL INVERTER



HIGH-LEVEL GATE



This device converts three lines of input data to a one-of-eight output. The enable line provides an inhibit capability and also allows the decoder to be expanded for larger decoder systems.

The 3-input/8-output decoder consists of high-level and low-level gates internally connected for minimum power consumption and maximum driving capabilities. The enable gate must be in the low state to perform the decode operation shown in the truth table.

The propagation delays shown in the charts are typical and vary according to loading, interconnection wiring length, and the number of logic levels involved.

E = 0 TRUTH TABLE

C	B	A	$\bar{Q}7$	$\bar{Q}6$	$\bar{Q}5$	$\bar{Q}4$	$\bar{Q}3$	$\bar{Q}2$	$\bar{Q}1$	$\bar{Q}0$
0	0	0	1	1	1	1	1	1	1	0
0	0	1	1	1	1	1	1	1	0	1
0	1	0	1	1	1	1	1	0	1	1
0	1	1	1	1	1	1	0	1	1	1
1	0	0	1	1	1	0	1	1	1	1
1	0	1	1	1	0	1	1	1	1	1
1	1	0	1	0	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1

1 = High State
0 = Low State

TYPICAL TURN-ON DELAY TIMES (ns)

$T_A = 25^\circ\text{C}$, $C_T = 25\text{ pF}$

INPUT	$\bar{Q}0$	$\bar{Q}1$	$\bar{Q}2$	$\bar{Q}3$	$\bar{Q}4$	$\bar{Q}5$	$\bar{Q}6$	$\bar{Q}7$
A	11.5	16.0	11.5	16.0	11.5	16.0	11.5	16.0
B	11.5	11.5	16.0	16.0	11.5	11.5	16.0	16.0
C	11.5	11.5	11.5	11.5	16.0	16.0	16.0	16.0
$\bar{E}$	13.5	13.5	13.5	13.5	13.5	13.5	13.5	13.5

TYPICAL TURN-OFF DELAY TIMES (ns)

$T_A = 25^\circ\text{C}$, $C_T = 25\text{ pF}$


INPUT	$\bar{Q}0$	$\bar{Q}1$	$\bar{Q}2$	$\bar{Q}3$	$\bar{Q}4$	$\bar{Q}5$	$\bar{Q}6$	$\bar{Q}7$
A	14.0	19.5	14.0	19.5	14.0	19.5	14.0	19.5
B	14.0	14.0	19.5	19.5	14.0	14.0	19.5	19.5
C	14.0	14.0	14.0	14.0	19.5	19.5	19.5	19.5
$\bar{E}$	14.5	14.5	14.5	14.5	14.5	14.5	14.5	14.5

*F suffix = TO-86 ceramic flat package (Case 607).

L suffix = TO-116 dual in-line ceramic package (Case 632).

P suffix = TO-116 dual in-line plastic package (Case 605).

Test procedures are shown for only one input and one output. Test other inputs and outputs in the same manner. Additionally, test all input-output combinations according to the truth table.



MC4306F,L, MC4006F,L,P (continued)


INPUT AND OUTPUT LOADING FACTORS
with respect to M TTL and MDTL families

FAMILY	MC4306 INPUT LOADING FACTOR	MC4306 OUTPUT LOADING FACTOR
MC4300	1.0	10
MC500	1.2	12
MC2100	0.8	8
MC3100	0.8	8
MC5400	1.0	10
MC930	1.0*	10

FAMILY	MC4006 INPUT LOADING FACTOR	MC4006 OUTPUT LOADING FACTOR
MC4000	1.0	10
MC400	1.0	10
MC2000	0.67	6
MC3000	0.8	8
MC7400	1.0	10
MC830	1.15*	12

*Applies only when input is being driven by MDTL gate with 2.0 kilohm pullup resistor. Logic "1" state drive limitations of gates with 6.0 kilohm pullup resistors reduce drive capability to fan-out of 3.

SWITCHING TIME TEST CIRCUIT



$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.


*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-07050 or equivalent.

SWITCHING TIME TEST PROCEDURES ($T_A = 25^\circ\text{C}$)

(Letters shown in test columns refer to waveforms.)

TEST	$\bar{E}$	C	$\bar{Q}3$	$\bar{Q}7$	LIMITS	
					Max	Unit
t_{pd+} (C to $\bar{Q}3$)	Gnd	X	Z	—	20	ns
t_{pd-} (C to $\bar{Q}3$)	Gnd	X	Z	—	17	ns
t_{pd+} (C to $\bar{Q}7$)	Gnd	X	—	Y	29	ns
t_{pd-} (C to $\bar{Q}7$)	Gnd	X	—	Y	23	ns
t_{pd+} ($\bar{E}$ to $\bar{Q}7$)	X	2.5 V	—	Z	21	ns
t_{pd-} ($\bar{E}$ to $\bar{Q}7$)	X	2.5 V	—	Z	20	ns

VOLTAGE WAVEFORMS



TYPICAL SWITCHING TIMES

FIGURE 1 – TURN-ON DELAY TIME
versus TEMPERATURE




FIGURE 2 – TURN-OFF DELAY TIME
versus TEMPERATURE




FIGURE 3 – TURN-ON DELAY TIME
versus TEMPERATURE




FIGURE 4 – TURN-OFF DELAY TIME
versus TEMPERATURE




FIGURE 5 – TURN-ON DELAY TIME
versus CAPACITIVE LOADING







FIGURE 6 – TURN-OFF DELAY TIME
versus CAPACITIVE LOADING



TYPICAL SWITCHING TIMES (continued)




TYPICAL APPLICATIONS

Combinations of MC4306/4006 decoders can be used to produce various decoding operations. Figure 1 illustrates the use of two of these binary to one-of-eight decoders and one inverter to convert four digital inputs into one of 16 mutually exclusive outputs. In this operation the $\bar{\text{Enable}}$ input of both decoders, in conjunction with the inverter, is used for the fourth digital bit. The D input is low from

state 0 thru 7, enabling decoder unit 1 and inhibiting decoder unit 2. For states 8 thru 15 the reverse is true, thus providing the eight additional states needed for the fourth input variable. Outputs 0 thru 15 are selected by the natural binary code on inputs A, B, C, and D; however, the MC4306/4006 can be used to decode any four-bit code by appropriately choosing outputs to correspond to the inputs.

FIGURE 1 – BINARY TO 1-OF-16 DECODER



Output Terminal	Input D	Input C	Input B	Input A	Output Device
0	0	0	0	0	1
1	0	0	0	1	
2	0	0	1	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	2
9	1	0	0	1	
10	1	0	1	0	
11	1	0	1	1	
12	1	1	0	0	
13	1	1	0	1	
14	1	1	1	0	
15	1	1	1	1	

TYPICAL APPLICATIONS
(continued)

Figure 2 illustrates the use of nine MC4306/4006 decoders in a 1-of-64 decoder.

If the $\overline{\text{Enable}}$ input is used as a data input terminal, the data bit will appear at the output terminal selected by the address on lines A, B, and C. Thus the MC4306/4006 can be used as an eight-line data distributor (demultiplexer). All unselected outputs will be at a logic "1" level. Figure 3 shows two MC4312/4012 four-bit shift registers used in conjunction with an MC4306/4006 to yield an eight-bit serial data transmission system. The MC4312/4012's convert eight bits of parallel data to serial for transmission to another part of the system. The MC4306/4006 receives the serial data and distributes it to any of eight locations. By holding the address lines of the MC4306/4006 constant, all data bits are routed to the same location where they may be converted to parallel form again. By changing the MC4306/4006 address inputs at the same rate that data is being transmitted, each data bit can be distributed to a different location.

FIGURE 2 – GATED BINARY TO 1-OF-64 DECODER




FIGURE 3 – 8-LINE MULTIPLEXED TRANSMISSION SYSTEM





FIGURE 4 – DECODED DIVIDE-BY-FIVE COUNTER



TYPICAL APPLICATIONS
(continued)

In addition to simply decoding the output state of a counter, the MC4306/4006 can be used to make an ordinary binary counter into an odd-modulus counter. For example, three flip-flops and one MC4306/4006 provide a completely decoded divide-by-five counter as shown in Figure 4. The $\bar{4}$ output is used to set all the flip-flops to the 111 state so that the counter will return to 000 on the next clocking edge. The Enable input is used to prevent false outputs due to rippling of the outputs through intermediate states. Output 7 of the MC4306/4006 is used for the fifth counter output state.