ADDERS

MC4328F, L thru MC4331F, L* MC4028F, L, P thru MC4031F, L, P*

				Pin	lumbe	rs			
8	9	11	12,13	13, 14, 1	5	6		7	
An	Bn	C _{in1(n-1)}	Note 1	Note 2	Sum	⊕out	MC4330/4030 MC4331/4031 C _{out}	MC4328/4028 MC4329/4029 Cout	Commer Note 3
0 0 0 0	0000	0 0 0	0 0 1	0 1 0 1 0 1	0 1 1	0 0 0	0 0 0 0	0 0 0 0	
0 0 0	0 0 0 0		0 0 1	0 1 0 1	1 1 1 1 1	0000	0 0 0	0 0 0 0	- 666
0 0 0	1 1 1	0 0 0 0	0 0 1	0 1 0	1 0 0	1	0 0 0 0	0 1 1 1	
0 0 0	1 1 1	1	0 0 1	0 1 0 1	0000	1 1 1	0 0 0 0	1 1 1	000
1 1 1 1 1 1	0 0 0	0 0 0	0 0 1	0 1 0 1	1 0 0	1	0 0 0 0	0 1 1 1	
1 1 1	0 0 0 0	1	0 0 1 1	0 1 0 1	0 0 0	1	0 0 0 0	1	- 000
1 1 1		0 0 0 0	0 0 1	0 1 0 1	0 1 1 1	0000	1 1 1 1	1	- - 0
1 1	1 1 1	I m	0 0 1	0 1 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0000	1	1	- 000

This family of fast adders is designed for use in parallel look-ahead carry adder applications where high-speed addition is required. The dependentcarry fast adders have a Carry output that is dependent upon the two input bits for that stage plus the Carry input from all previous stages. The Carry output from the MC4330/31 is independent of the carry from the previous stages.



are pins 13, 14, and 1, and

Note 2. This column represents the AND function whose inputs are plus 13, 14, and 1, and is defined by the expression (An.; 0 Bu,1(An.₂ O Bu,2)(Cn.₃).
Note 3. φ = Don't Gare. The "Don't Care" occurs for the MC4330-31/4030-31 only, because the Cn, and the ⊕n from any one previous tage entering a gluen subsequent stage cannot be simultaneously at logic "1".





*F suffix = TO-86 ceramic flat package (Case 607). L suffix = TO-116 ceramic dual in-line package (Case 632). P suffix = TO-116 plastic dual in-line package (Case 605).



CIRCUIT SCHEMATIC

ELECTRICAL CHARACTERISTICS

Input test procedures are shown for only inputs Θ_{1n2} and A. Other inputs are tested in the same manner. Output tests should be completed according to the truth table.

													Terr	@ Test Temperature	Pr. 0	Pes	Pr* OH	Std	" "	-H ~ H	× ×	۲,4,1	V#0	Vour	Vmex	<pre>cc cc</pre>	
													-	-55°C	20	+		-1.2	0.45	45 2.8	4.5	2.0		5.5		5.0	
											MC43	MC4328*, MC4329	C4329	+25°C	20	10	-2.2 -1	-1.2 1.	1.0 0.45	45 2.8	4.5	1.7	1.0	5.5	8.0	5.0	
											MC43	MC4330', MC4331	(4331 (+125°C	20	10	-2.2 -1	-1.2	- 0.45	45 2.8	4.5	1.4	0.8	5.5		5.0	
													,	0°C	20	10	-2.2 -1	-1.2 -	0.45	45 3.0	4.5	1.9	1.0	5.5	,	5.0	
											MC40	MC4028", MC4029	C4029	+25°C	20	10	-2.2 -1	-1.2 1.	1.0 0.45	45 3.0	4.5	1.8	1.0	5.5	7.0	5.0	
						- 1		-		1	ML4L	MC4030 , MC4031	16041	+75°C	20		-2.2 -1	-1.2 -	- 0.45	45 3.0	4.5	1.7	1.0	5.5		5.0	
	-	i.	W	MC4328 thru MC4331	-u MC43.		est Limits	-		MC4028 thru MC4031 Test Limits	hru MC4	1031 Tes	st Limits					TEST	CURRE	NT/VOLT	rest current/voltage applied to pins listed below	DINS LI	STED BELOW				
		Indar	-55°C	-	+25°C		+125°C	0	0°C		+25°C	+	+75°C			-		-	+	-		-					
Characteristic	Symbol		Min N	Max M	Min Max		Min M	Max Mi	Min Max	x Min	Max	Min	Max	Chit	-0	+	Hot	-	In Va	H CH	×	۲ 4 ,1	V#0	Vout	Vmex	Vcc	Gnd
Input					2																						
Forward Current	IF	1	<u>7</u> 	-1.33	-1-	-1.33	-	-1.33	1.66	- 99	-1.66	9	-1.66	mAdc	•		1			'	8,9,11,12,13,14		,	,		4	1,10
		60		-2.66	2.	-2.66	2	-2.66	-3.32	32 -	-3.32	-	-3.32	mAdc	'			-			1,9,11,12,13,14	14 -		,		4	8,10
Leakage Current	I _R	-		0.1	.0	0.1	1	0.1 -	- 0.1	-	0.1	1.	0.1	mAdc	1		•		•		1	'			'	4	8,9,10,11,12,13,14
	1.1.1	8	-	0.2	.0	0.2	0	0.2	- 0.2	2	0.2	2	0.2	mAdc		-		-	_	-	8	'	•		,	4	1,9,10,11,12.13,14
Inverse Beta Current	IL.	-		0.1	-	0.1	-	0.1	- 0.1	- 1	0.1	•	0.1	mAdc	'	-	•	-	-	'	1	,				4	10
		80	-	0.2	.0	0.2	-	0.2	0.2	2	0.2	•	0.2	mAdc				-			80	•				4	10
Breakdown Voltage	BVin			1	5.5			-		5.5		• •	•	Vdc		-	1	_				•	•			4	8,9,10,11,12,13,14
		- 00 00	en in		-					-				-	1 1 1 				4 00 00							444	1,9,10,11,12,13,14 1,9,10,11,12,13,14 10,12,14
Output Output Voltage	Vout "0"	s	0	0.45	. 0	0.45		0.45	- 0.45	15	0.45	-	0.45	Vdc	2							8,9	11,13		1	4	10
	Vout "1"	1	2.5	- 2	2.4	-	2.5	- 2.	- 2	2.4	•	2.5	•	Vdc	1		2		•	'	•	8,9	11,13		1	4	10
Leakage Current	IOLK	9		0.25	- 0.	0.25	- 0.	0.25 -	- 0.25	25 -	0.25		0.25	mAdc			•		'		•	•		9		4	8,10
Short-Circuit Current	Isc	2**	-25 -	-100 -2	-25 -1	-100 -	-25 -1	-100 -25	5 -100	00 -25	-100	0 -25	-100	mAdc			•	-	-	-	-	'			,	4:	5,10
Output Voltage	VOL	5		0.4	0	0.4	- 0.	0.45 -	- 0.4	4 -	0.4	'	0.45	Vdc	5	-	•		- 11,13	13 8,9			'			4	10
	VOH	7	2.7	- 3.	3.1	- 3	3.15	- 2.	-	3.1	'	3.15	•	Vdc	•		-		- 11,13	13 8,9				•	•	4	10
Power Requirements (Total Device)																											
Maximum Power Supply Current	Imax	4			ю ,	55	-			'	65	•	•	mAdc	•		•	-			1	'			4		8, 9, 10, 11, 13
Power Supply Drain	IPDH	4		32		32	,	32 -	- 41	'	41	•	41	mAdc	'		•	-		'		'		•		4	10
	IPDL	4		38		38		38	- 48	-	48	•	48	mAdc	•	_	•	_	•	•	,	'			,	4	8, 9, 10, 11, 13

MC4328F,L thru MC4331F,L, MC4028F,L,P thru MC4031F,L,P (continued)

Volts

TEST CURRENT/VOLTAGE VALUES

MM

*Prime Fan-Out **Short one output at a time.



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

	PINS	1		IN	PUT P	IN			ου	TPUT	PIN	
TEST	UNDER TEST (In/Out)	8 A	9 B	11 C _{in1}	12 C _{in2}	13 ⊕in1	14 C _{in3}	1 ⊕in2	5 SUM	6 ⊕ _{out}	7 C _{out}	LIMITS ns max
tpd+	11/5	Open	Gnd	X	Open	Gnd	Open	Open	Y	-		35
^t pd-	11/5	Open	Gnd	х	Open	Gnd	Open	Open	Y	-		35
tpd+	8/6	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	Y	-	30
^t pd	8/6	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	Y	-	30
tpd+	8/7	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	-	Z	20
tpd-	8/7	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	· —	-	Z	20
t+			Torte	a duri	n a oact	n of the	above	tecte				8.0
t-		_	reste	a duri	ng each	i oi the	above	16313.	_	_		5.0

SWITCHING TIME TEST PROCEDURES (Letters shown in test columns refer to waveforms.)

MC4328F,L thru MC4331F,L, MC4028F,L,P thru MC4031F,L,P (continued) TYPICAL APPLICATION

The MC4328/29 and MC4330/31 adders can be used with the MC4332 Carry Decoder to build 8stage look-ahead carry subsystems. Each stage examines the carry outputs from all previous stages while adding bits A and B for that stage. The carry outputs of the first and eighth stages are dependent upon the carry inputs from previous stages; thus the MC4328/29 adder is used for stages one and eight while the MC4330/31 adder is used for stages two through seven. The MC4332 Carry Decoder is used to expand the look-ahead carry input capability required for stages four through eight.

The add delay of an eight stage adder is equal to the sum of the add delay and the delay from the A and B inputs to the \oplus output of one stage. Thus the typical add delay for an 8-stage adder is 25 ns + 13 ns or 38 ns typical.

When expander inputs are not used they should not be connected to any external point. This minimizes possible problems resulting from noise pick-up.



