

QUAD 2-INPUT INTERFACE "NAND" GATE

MC5426L* MC7426P,L*




This device features high-output voltage ratings for use as an interface circuit with 12 volt systems, such as low threshold voltage MOS logic circuits. The output is rated at 15 volts, however, $V_{\rm CC}$ is connected to the standard 5 volt source. The output transistor has a 16 milliamp sink capability at an output voltage of 0.4 volt maximum, thus allowing high fanout drive capability while maintaining the nominal power dissipation of the standard gate.



VOLTAGE WAVEFORMS AND DEFINITIONS

SWITCHING TIME TEST CIRCUIT



^{*}L suffix = TO-116 ceramic package (Case 632)

P suffix = TO-116 plastic package (Case 605)

See General Information section for package outline dimensions.

MC5426L, MC7426P,L (continued)

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs. ELECTRICAL CHARACTERISTICS

	=
- 2 4 5 6 0 - 1 0 0 0	13 6

												TES	T CURRE	NT/VOLT	GE VALUI	TEST CURRENT/VOLTAGE VALUES (All Temperatures)	eratures)				
									E	mA						Voits					
									10	-0-	, -	H	V _{R1}	VR2	Vth 1	Vth 0	V _{OH}	v _{cc}	VCCL	VCCH	
								MC5426	16	-	0.4	2.4	4.5	5.5	2.0	8.0	12	5.0	4.5	5.5	
								MC7426	16	-	0.4	2.4	4.5	5.5	2.0	8.0	12	5.0	4.75	5.25	
		.E	MCE	MC5426 Test Limits -55 to +125°C	Limits	MC7	MC7426 Test Limits 0 to 70°C	Limits				TEST C	URRENT/	VOLTAGE	APPLIED T	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW	TED BELO	ä			
Characteristic	Symbol	Test	N.	Max	Unit	Min	Max	Unit	ام ا	HO!	VIL.	HI,	V _{R1}	VR2	V _{th} 1	V _{th} 0	МО	Vcc	VCCL	VCCH	Gnd
nput Forward Current	<u>ı</u> ı	- -	1	-1.6	mAdc	1	-1.6	mAdc	. 1	ì	-	. 1	2	1	. 1	I	1	-	I	41	
Leakage Current	-R1	. 1	.1	40	μAdc	1	40	μAdc	1	1	ı	-	1	1	-1	1	1	1	-	14	2,7*
	IR2	-	1	1.0	mAdc	1	1.0	mAdc	-	1	1	-1	1	-	r,	1	.1	-	1	14	2,7*
output Output Voltage	VOL	m	Ī	0.4	Vdc	1	0.4	Vdc	3	-	-	e l'	11.	. i	1,2	I	1	1	14	_	7*
	МОЛ	က	15	1.	Vdc	15	ı	Vdc	1.	8	1	1	1	1	1	2	1	ŀ	1,14	-	7*
Output Current	Ю	က	1	20	μAdc	nese	20	μAdc	1	1	1	1	1	1	ı	2	က	1	1,14	1	7*
(Total Device) Power Supply Drain	НОН	41	1	22	mAdc	. (22	mAdc	2	1.	1	I.	1	1	1	1	1	12	-	41	7
	IPDL	14	T	8.0	mAdc	1	8.0	mAdc	-	1	-	_	1	1	1	13	1	1	1	14	1,4,7,9,12
witching Parameters					÷				Pulse	Pulse Out											
Turn-On Delay	tpd-	1,3	Í	17**	Su	ı	17**	su	1	က	1	2	ŕ	i	1	1	1	14	1	_	7
Turn-Off Delay	thd+	1,3	1	24**	SU	1	24.*	ns.	1	.3	1	6	-	-		-	-	11			1

*Ground inputs to gates not under test.