MC5472 · MC7472

J-K FLIP-FLOP

Add Suffix F for TO-86 ceramic package (Case 607). Suffix L for TO-116 ceramic package (Case 632). Suffix P for TO-116 plastic package (Case 605) MC7472 only.





ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one J and one K input, plus the Set, Reset, and Clock inputs. To complete testing, sequence through remaining J and K inputs in the same manner.

V = V_{CC} = Pin 14 [4] Gnd = Pin 7 [11]

Pkg Pkg Pkg Pin Pin [3] 13-8 [12]

d S

(7) 3 J1 (8) 4 J2 (9) 5 J3 (9) 5 J3 5_13

1 [1]			ж Х		101							-	EST CL	JRRENT	/VOLTAGE VALUES (AI	ll Temp	erature	(
[13] 1]		<u> </u>							Ē	F				Volts						
[2]	2		1							lot	но	V _{II}	LH N	VIHH	VR	V _{th1}	Vtho	Vcc	VccL	VCCH	
								~	C5472	16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	5.0	4.50	5.50	
			1					~	C7472	16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	5.0	4.75	5.25	Pln 7[11] is grounded
			Pin	MC54	72 Tes	t Limits	MC74	72 Tes	Limits			TEST	CURRE	INT/VO	LTAGE APPLIED TO PI	ISIT SN	TED BEL	: MO			tion to the pins listed below:
Characteristic		Symbol	Test	Min	Max	Unit	Min	Max	Unit	lot	HO	Va	<#N	VIHH	V.R.	V _{th 1}	Vtho	Vcc	VccL	VccH	Gnd
Input Forward Current	P	1 _F	55		-1.6	mAdc		-1.6	mAde		,	5	3	-	C, J2, J3, R* C v3 v3 C			j.	ų.	>	
	Sel		2 s	5.5	-1.6		1.1	-1.6				N N	i .	ī į	C,J1,J2,J3,K1,K2,K3			£ i	Ċ,		
	Reset		а, (Ť	-		1	_			î,	22 0	1		C,J1,J2,J3,K1,K2,K3	•	1	a.	1		i)
	CIDCK		00	()	+	•	r i	+	•	t 1		ບບ	1.1		J1, J2, J3, K1, K2, K3, S*	C.P	5 E	C I	6.0	+	
Leakage Current	ſ	Ini	11	-	40	µAdc	1	40	µ Adc	.,			11		2	÷	,			Λ	C,J2,J3,R
	K	TY	KI	4	40		ŀ	40	_		,	i.	KI	,		÷.	1		•	_	C,K2,K3,S
	Set		n n	1	80	Ċ	1	80	_		(1	so p	1	1	0	i.	0	ţ.,	-	C,J1,J2,J3
	Clock		·**	1	-	+	4	+	•				40	4			. 1			+	C,J1,J2,J3,K1,K2,K3,
	-	Inc	11.	1	1.0	mAde	1	1.0	mAdc	,	T	1	1	11			3			Δ	C.12.13.R
	K	271	KI	1	-	-	•	-	_	1	ŵ.	1	1	KI		ÿ	1	a.	Ţ	-	C, K2, K3, S
	Set		s	•	_		į.		_	i		i,	į	so i	4	¢	1	r,	į.		C,J1,J2,J3
	Reset		щ	с. С	+	+	1.5	+	+		i i			×υ	1.1	Ċ,	1.1	• •	0	+	C,KI,K2,K3 C,J1,J2,J3,K1,K2,K3,
Dutput Output Voltage		N	13	3	0.4	Vdc	- 1	0.4	Vdc	0				-	.,	a	co.		>		
Service indunc		TO.	ø	1	0.4	Vdc	1	0.4	Vdc	0	i.			,	÷	s	R	ę	Λ	i.	ŗ
		V _{OH}	6	2.4	1.)	Vdc	2.4		Vdc		10'0					00 P	R		A		
	1	* *	10	00	6.7	and an		E.u	- 44-		-	T	t		0.7 0.7 1.7 1.7 1.4 1.4 1.4 1.4 1.4 1.4 1.4 1.4 1.4 1.4	4				**	
Short-Circuit Current		SC	30	-20	-57	mAde	-18	-57	mAde	()					J1,J2,J3,K1,K2,K3	1.1			i r	~ ~	C,Q,S
ower Requirements Power Supply Drain		Inn	V	4	12	mAde	-1	12	mAde	1					4	1	-	Λ	Ť	- 1	R
		2	A	ŝ.	12	mAdc		12	mAdc	1	í	1	1	,	+	,	ę	N.			s

Momentarily ground pin prior to taking measurement. [†]Only one output should be shorted at a time. [•]Under normal operating conditions this current is negative. This test guarantees that positive leakage current will not exceed the limit shown.

MC5472, MC7472 (continued)

TEST PROCEDURES

(Numbers shown in tes	t columns refer	to wavefor	ms./							
TCOT			INF	TUT			-		LIMITS	
TEST	SYMBUL	Ĉ	J, K	Ř	Ŝ	ŭ	u	Min	Max	Unit
Toggle Frequency	fTog	1	1	2.4 V	2.4 V	t	t	15	1	MHz
Turn-On Delay	[†] pd-	2	2	2.4 V	2.4 V	3	3	10	40	ns
Turn-Off Delay	^t pd+	2	2	2.4 V	2.4 V	4	4	10	25	ns
Turn-On Delay	^t sd-	2.4 V	2.4 V	5 -	6	7	8	-	40	ns
Turn-Off Delay	t _{sd+}	2.4 V	2.4 V	5	6	7	8	-	25	ns
Enable Voltage	VEN	2	2.0 V	2.4 V	2.4 V	t	t	t	-)
Inhibit Voltage	VINH	2	0.8 V	2.4 V	2.4 V	‡	‡	‡	-	1

(Numbers shown in test columns refer to waveforms.)

[†]Output shall toggle with each input pulse.

‡Output shall NOT toggle.

VOLTAGE WAVEFORMS AND DEFINITIONS



MC5472, MC7472 (continued)

OPERATING CHARACTERISTICS

Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section.

Application of a logic "0" to the Reset input will force the Q output to the logic "1" state. The Reset input overrides the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as 1.0 μ s will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 20 ns minimum.

 \bar{T} ransistors $Q_{\underline{A}}$ have been added to the standard flip-flop circuit to protect the device against negative clock transients. This addition prevents both outputs from changing to the logic "1" state when transients in excess of -2.0 V appear at the clock.

