
**GATED FULL ADDER** 

## MC5480L\* MC7480L, P\*

The MC5480/7480 is a one-bit binary full adder with gated complementary inputs, complementary Sum and Sum outputs, and an inverted Carry output. The circuit uses DTL inputs and a high-speed, high-fan-out, TTL "totem pole" configuration for the Sum, Sum, and Carry outputs. The design of the high-speed carry circuitry reduces the need for external "look ahead carry" cascading in system designs. The use of low-level, low-power gates in a monolithic design provides significantly lower power dissipation than equivalent adders built from standard integrated circuits.

This full adder provides a basic building block for medium and high-speed, multiple-bit, parallel-add/serial-carry subsystems.




## TRUTH TABLE

	Cin	В	4	Cout	S	s
	0	0	0	1	1	0
	0	0	1	1	0	1
	0	1	0	1	0	1
	0	1	1	0	1	0
	1	0	0	1	0	1
	1	0	1	0	1	0
	1	1	0	0	1	0
ı	1	1	1	0	0	1

1. 
$$A = \overline{A^* \cdot A_C}$$
,  $B = \overline{B^* \cdot B_C}$   
where  $A^* = \overline{A_1 \cdot A_2}$   
 $B^* = \overline{B_1 \cdot B_2}$ 

- 2. When A\* (or B\*) is used as an input, A1 and A2 (or B1 and B2) must be connected to ground.
- 3. When A1 and A2 (or B1 and B2) are used as inputs, A★ (or B★) must be open, or used to perform wired -OB logic


Total Power Dissipation = 105 mW typ/pkg Propagation Delay Time: Carry Delay = 10 ns typ Add Delay = 55 ns typ



\*L suffix = TO-116 ceramic dual in-line package (Case 632). P suffix = TO-116 plastic dual in-line package (Case 605).

Output voltage (logic level) tests are shown only for each output. The complete circuit can be tested by following the truth table.	201																	(co.co.p.d	The state of the s		The same and other Designation of the last	
own only for each or ete circuit can be teste uth table.	יר ופא	el) tes	ts ar	Ð						E	МА							Volts			,	
uth table.	utput.	The	com	<u>.</u> a				101	1012	1013	- HO	10н 2	9н3	>"	>#	NH N	۸ اه	<b>^</b> #	V**0	Vca	<b>V</b>	
	4		0				MC5480	4.8	-	16	-0.12	-0.2	-0.4		2.4	5.5	4.5	2.0	8.0	4.5	5.5	
			10 m		-	2000	MC7480	4.8	8.0	16	-0.12	-0.2	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	4.75	5.25	
		E ]	MC548 -55	MC5480 Test Limits -55 to +125°C		MC7480 0 to	MC7480 Test Limits 0 to +70°C				1.3	TEST	CURREN	I/VOL1	AGE AP	PLED 1	O PINS LIS	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW.			1 1	
Characteristic	Symbol	1	Min	Max	1	Min Me	Max Unit	<u>-</u> i	1012	1013	- но	- НОН 2	lon 3	N <sub>II</sub>	<b>^</b>	VIHH	VRI	, , ,	V <sub>th 0</sub>	Vccı	VCCH	- Gnd
100			1		100	- 1.	-										15		ă.	. ,		
Forward Current B*	I.	-		-2.6	mAdc	-2.6	.6 mAdc		1.	i.	5	1	· ,	-	,	,	2			į	14	7, 12, 13
BC		7		-1.6		-1.6	9		1		í,	1		2								7, 12, 13
, u		8		-8.0		-8	-8.0	•	L				1	60	-	-	i				_	
HA.		8	- 1	-1.6		1.6	9			. ,				00		- 1	6		1			
A2		6	Ţ	-1.6		-1.6	9	1	î		9		1	6		-	80					-
*		01 :		-2.6		5	-2.6	1.	1	,	í	1	1	10		-	=	1		,		7,8,9
o <sub>v</sub>		=		9-1-		-1.6	9	!	ţ	,		٠,	1	=						•	_	7,8,9
B1 B2		13 12	1,5	Au	-		•	•	1			1	1	2 12		1 2	13	1			•	
Leakage Current B <sub>C</sub>	IR1	2		15	#Adc	- 15	5 µAdc	-							2	-	1400			1	14	1,7
, <u> </u>		က		200		- 200	0	7.						-		-	11			, ,	_	7, 8, 9, 12, 13
I W	1 10	80	. ,	15	4.	- 15	25			. 1		v į	.,	,	00	6.1	. 1		J	-1	0 1	7,9
A2	100	6	1		1			1, 1		,		. 1		,	6	. 1		•	. 1	. 1		1,8
A <sub>C</sub>		=				7		1			4			1	11	S.			3	1		7,10
B1		12						1	1	1	1	į.	,	16.	12	1					•	7, 13
B	L	2 2	1.	1.0	mAdc	1.0	0 mAdc	1							13						14	1.7
	2			-	_	-										4 6				- 1	-	7.8.9.12.13
	77	0							3				- 14			, ,					1	0
A2		6										Ó				<b>0</b> 0	1			- 1		8, 7,
A <sub>C</sub>	111	=	7	1		1			ç.				j.	, 1		11				1		7,10
B1		12	1					0.	,				i		1.	12	•	1	,	i		7, 13
1		13		-	-	-		1			-	-				13	-			•	-	7, 12
Output Output Voltage A*	N <sub>OL</sub>			4.0	Vdc	4.0	4 Vdc	-					1	1.	, ř.			12, 13		14	1	7
Cont		4		54 I					4	7	e jë	1		- 1	1	-		8, 12	2,3,9,11,13		,	2
8		r,							. •	2				,	•	1	r	2, 11	3,8		1	
los 3		9 5	1.1				•	. 5	, ,	9	. 1			. )		1		2,3,8,11,12	9, 13		1.	•
1	Vou	1	2.4		Vdc	2.4	Vdc	-		1	1	1							12,13	14	1	-
100	3	4			2.			1	•		4	4		,	,	1		2, 11	3,8,9,12,13	_	J	-
8		2					· 4	•		,	5		2		1.			2, 9, 13			1	
m col		9 9	7				-	1 1	( )		10	, ,	9 1	1, 1	1 1	1 1		3, 10, 11	1,2,8,9,12,13	-	1.1	
	Isc										1											
Cont		4	-20	-70	mAdc	-18 -70	0 mAdc		1			1	•	1		- 1	2,3,8,11,12			•	14	4,7,9,13
w 100		r 9	-	-57	-	-57	-	1, 1	C.C	r, c		1.1	1, 1		7.1		2,9,13 3,10,13				-	3,5,7,8,11,12
Power Requirements Power Supply Drain	Ig.	14		31**	mAdc	35**	** mAdc	2						à,	17	,		\$ 100 100 100 100 100 100 100 100 100 100			14	7

## MC5480L, MC7480L, P (continued)



## TEST PROCEDURES (TA = 25°C)

	PIN				INP	UT			OUTPUT					
	UNDER	ВС	Cin	A1	A2	Ac	B1	B2	Cout	S	Ī	д★	B★	MAX
TEST	TEST	Pin 2	Pin 3	Pin 8	Pin 9	Pin 11	Pin 12	Pin 13	Pin 4	Pin 5	Pin 6	Pin 10	Pin 1	LIMIT
tpd+ Cout	4	-	Y	_	_	_	Gnd	-	L3	-	-	-	_	17 ns
tpd- Cout	4	100	Y	_	-	_	Gnd	_	L3	_	-	-	-	12 ns
tpd+ Cout	4	Y	2.4 V	Gnd	-	-	Gnd	-	L3	-	-	- '	-	25 ns
tpd- Cout	4	7	2.4 V	Gnd	-	-	Gnd		L3	_	-	_	_	55 ns
t <sub>pd+</sub> S	5	_	2.4 V	Gnd	-	₹	Gnd	-	L3	L1	L2	_		70 ns
tpd- S	5		2.4 ∨	Gnd	-	₹	Gnd	-	L3	L1	L2	-	-	80 ns
t <sub>pd+</sub> \$	6	Ÿ	2.4 V	_	-	-	Gnd	-	_	-	L2	_	_	55 ns
t <sub>pd</sub> - \$	6	7	2.4 V	_	-	-	Gnd	-	_	_	L2	-	-	75 ns
t <sub>pd+</sub> A★	10	_	-	Y	2.4 V	_	-	_	_	_	_	Ст		65 ns
tpd- A★	10	-		Y	2.4 V	_		-	_		l –	CT	_	25 ns
t <sub>pd+</sub> B★	1	_	_	_	_	_	Y	2.4 V	_	_	_	_	СТ	65 ns
t <sub>pd</sub> _ B★	1	-		-	-	_	Y	2.4 V	-	-	-	_	Ст	25 ns