

MC5400/7400 series



MC5490F, L*
MC7490F, L, P*

R0		R9		OUTPUT			
Pin 2	Pin 3	Pin 6	Pin 7	Q3	Q2	Q1	Q0
1	1	0	X	0	0	0	0
1	1	X	0	0	0	0	0
X	X	1	1	1	0	0	1
X	0	X	0	COUNT			
0	X	0	X	COUNT			
0	X	X	0	COUNT			
X	0	0	X	COUNT			

COUNT	OUTPUT			
	Q3	Q2	Q1	Q0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

Propagation Delay Time = 20 ns typ/bit

TYPICAL FLIP-FLOP




* F suffix = TO-86 ceramic flat package (Case 607).
L suffix = TO-116 ceramic dual in-line package (Case 632).
P suffix = TO-116 plastic dual in-line package (Case 605).

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one input of each reset gate. The other input of each reset gate is tested in the same manner.

MC5490F, L, MC7490F, L, P (continued)


TEST CURRENT / VOLTAGE VALUES (All Temperatures)													Pulse	Gnd									
mA		Volts																					
I _{OL}	I _{OH}	V _{IL}	V _{IH}	V _{IHH}	V _{RI}	V _{Ih1}	V _{Ih0}	V _{thL}	V _{CC}	V _{CCL}	V _{CCH}												
16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	0.7	5.0	4.5	5.5												
16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	0.8	5.0	4.75	5.25												
TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:													Pulse	Gnd									
Characteristic	Symbol	Pin Under Test	MC5490 Test Limits -55 to +125°C				MC7490 Test Limits 0 to +70°C				I _{OL}	I _{OH}	V _{IL}	V _{IH}	V _{IHH}	V _{RI}	V _{Ih1}	V _{Ih0}	V _{thL}	V _{CC}	V _{CCL}	V _{CCH}	
Input Forward Current	R0	2	-	-1.6	mAdc	-	-1.6	mAdc	-	-	2	-	-	3	-	-	-	-	-	-	-	5	10
	R9	6	-	-1.6	mAdc	-	-1.6	mAdc	-	-	6	-	-	7	-	-	-	-	-	-	-	5	10
	C0	14	-	-3.2	mAdc	-	-3.2	mAdc	-	-	14	-	-	-	-	-	-	-	-	-	-	2.10	2.10
	C1	1	-	-6.4	mAdc	-	-6.4	mAdc	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-
Leakage Current	R0	2	-	40	μAdc	-	40	μAdc	-	-	2	-	-	-	-	-	-	-	-	-	5	3.10	3.10
	R9	6	-	40	μAdc	-	40	μAdc	-	-	6	-	-	-	-	-	-	-	-	-	5	7.10	7.10
	C0	14	-	80	μAdc	-	80	μAdc	-	-	14	-	-	-	-	-	-	-	-	-	10	10	10
	C1	1	-	160	μAdc	-	160	μAdc	-	-	1	-	-	-	-	-	-	-	-	-	10	10	10
Output Output Voltage	Q0 ①	12	-	0.4	Vdc	-	0.4	Vdc	-	-	-	-	-	2.3,14	6.7	-	-	-	-	5	-	10	10
	I _{SC}	↓	-20	-57	mAdc	-18	-57	mAdc	-	-	-	-	-	-	2.3,6,7	14	-	-	5	-	5	14	10,12
	V _{OH}	↑	2.4	-	Vdc	2.4	-	Vdc	-	12	-	-	-	-	2.3,6,7,14	-	-	-	5	-	-	10	10
	Q1 ①	9	-	0.4	Vdc	-	0.4	Vdc	-	9	-	-	-	-	2.3	6.7	1	-	5	-	5	10	10
Output Voltage	I _{SC}	↓	-20	-57	mAdc	-18	-57	mAdc	-	-	-	-	-	-	2.3,6,7	1	-	-	5	1	5	9,10	9,10
	V _{OH}	↑	2.4	-	Vdc	2.4	-	Vdc	-	9	-	-	-	-	2.3,6,7	1	-	-	5	-	5	10	10
	Q2 ①	8	-	0.4	Vdc	-	0.4	Vdc	-	8	-	-	-	-	2.3,6,7	1	-	-	5	-	5	10	10
	I _{SC}	↓	-20	-57	mAdc	-18	-57	mAdc	-	-	-	-	-	-	2.3,6,7	1	-	-	5	1	5	8,10	8,10
Output Voltage	V _{OH}	↑	2.4	-	Vdc	2.4	-	Vdc	-	8	-	-	-	-	2.3,6,7	1	-	-	5	-	5	10	10
	Q3 ①	11	-	0.4	Vdc	-	0.4	Vdc	-	11	-	-	-	-	2.3,6,7	1	-	-	5	-	5	10	10
	I _{SC}	↓	-20	-57	mAdc	-18	-57	mAdc	-	-	-	-	-	6.7	2.3	2.3	-	-	5	-	5	10,11	10,11
	V _{OH}	↑	2.4	-	Vdc	2.4	-	Vdc	-	11	-	-	-	-	6.7	2.3	2.3	-	-	5	-	5	10
Power Requirements (Total Device)																							
Power Supply Drain	I _{PD}	5	-	46	mAdc	-	53	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	5	6,7,10	6,7,10

Pulse 1: Apply positive pulse prior to taking measurement to set the device in the desired state.  V_{thH} (2.2 V)
Maintain V_{thL} voltage for measurement.

① All input, power supply and ground voltages must be maintained between each test unless otherwise noted.

MC5490F, L, MC7490F, L, P (continued)

SWITCHING TIME TEST CIRCUIT



$f_{Tog} = 10 \text{ MHz min}$
 $C_T = 15 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

** A load is connected to each output during the test.

VOLTAGE WAVEFORMS AND DEFINITIONS

