MC5400/7400 series

DECADE COUNTER

MC5490F, L* MC7490F, L, P*



TYPICAL RESET GATE



*F suffix = TO-86 ceramic flat package (Case 607). L suffix = TO-116 ceramic dual in-line package (Case 632).

P suffix = TO-116 plastic dual in-line package (Case 605).

TYPICAL FLIP-FLOP

												UKKEN	10. 1		ALULU	IEDI COUVEINI / VOLIAGE VALUED (AII TEIIIPEIGIUES)	el divi e	s)				
Test procedures are shown for only one input of each reset date. The other input	vn for or The othe	r input							E	mA					Volts	ts		-				
of each reset gate is tested in the same	ted in th	e same							lot	_ь	۷'n	۲. ۲.	VIHH	V _{RI}	V _{th 1}	V _{th 0}	V _{th L}	V _{cc}	VccL	V _{ccH}		
manner.								MC5490	16	-0.4		4	5.5	2		0.8	0.7	5.0	4.5	5.5		
				2				MC/490	16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	0.8	5.0	4.75	5.25		
		Pin Under	1	MC5490 Test Limits -55 to +125°C	Limits 25°C	MC7.	MC7490 Test Limits 0 to +70°C	t Limits D°C			TEST CL	JRRENT	/ VOLT	AGE A	PLIED 1	rest current / voltage applied to pins listed below	STED BI	IOW:		-	Pulce	
Characteristic	Symbol	Test	Min	Max	Unit	Min	Max	Unit	lol	_н	۷'n	HI >	V _{IHH}	V _{RI}	۲, ۳, ۱	V _{th 0}	V _{th L}	V _{cc}	VccL	VccH		Gnd
Input Forward Current R0 R9 <u>C</u> 0	\mathbf{I}_{F}	2 6 14		-1.6 -1.6 -3.2	mAdc	i i i i	-1.6 -1.6 -3.2	mAdc		5 17 1	2 6 14	1.1.1		m 1		1.1.1	·	⁹⁵⁵ 1. 1. 1.		ى		10 10 2,10
C1 Leakage Current R0	I _{B1}	2	1	-6.4	↓ μAdc	1	-6.4	↓ μAdc	1			- 2	i j				а I.	i i		5	1 1	3,10
		6 14 1		40 80 160			40 80 160					6 14 1			1. J. 4.				i i i			7,10 10 10
R0 R9 C0	I_{R2}	2 6 14		1.0	mAdc	1.1.1	1.0	mAdc		1 1 1	i i i	1.1.1	2 6 14					њі і		un		3,10 7,10 10
		1	i.	-	-	12	-	•			1		-	1	,	1	4	1	1	-		10
Output Output Voltage Q0 ①	V _{OL}	- 13	19. 19.	0.4	Vdc	1. 1. j.	0.4	Vdc	12	1		1	44 (). 	-1	2.3,14	6.7	19-	. er	2	.г [.]	. 1	10
Short-Circuit Current	Isc	1000 - 10000 - 10000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 -	-20	-57	mAdc	-18	-57	mAdc	1	1	1	i.	4	1	1	2,3,6,7	14	I.,	, I	2	14	10,12
Output Voltage	V _{OH}	-	2.4	£.	Vdc	2.4		Vdc	ĩ	12		ίų.	i.	÷.,	- 3	2.3,6,7,14	ų.	a.	ŝ			10
Q1 ()	VOL	6 -	. I.	0.4	Vdc		0.4	Vdc	6		j.		'n.	1	2,3	6,7	-	- Ú	5	ı.,		10
	Isc	-	-20	-57	mAdc	-18	-57	mAdc	1	ì.	.1	, I.,		,		2,3,6,7	1	ı.	1	ŝ	1	9,10
	Ч ^{ОНО}	+	2.4	1	Vdc	2.4	2 1 2	Vdc	1.	6			1	2	1	2,3,6,7	1	с н	S	1	- 1	10
Q2 ①	VOL	- 00	1 ⁹	0.4	Vdc	<u>d</u> .	0.4	Vdc	80	1	1	1	1		i,	2,3,6,7	1	1	2		1	10
	Isc		-20	-57	mAdc	-18	-57	mAdc	1	•		, i	۰.	į.	,		i.	Э.	(1	5	1	8,10
	VOH	+	2.4	1	Vdc	2.4	i,	Vdc	ı	80	1		1		1	•	1	1	5	ļ	1	10
Q3 ①	V _{OL}	11	i i	0.4	Vdc	-	0.4	Vdc	11	Ť.	1	1	, t	1	1	2,3,6,7	1		5	1	,	10
	Isc		-20	-57	mAdc	-18	-57	mAdc			- 1	.,	÷,	. 1.	6,7	2,3		, È	1	2	1	10,11
	V _{OH}	•	2.4	1 . 5.	Vdc	2.4	ı	Vdc	1	п	<u> </u>		1		6,7	2,3		- 1 - ₁	2	i	1	10
Power Requirements (Total Device)																		1.00	~ ~			
Power Supply Drain	I	10		46	mAdc	- 	53	mAdc	1	,	,			-			. ,			Ľ		6710

MC5490F, L, MC7490F, L, P (continued)

Pulse 1: Apply positive pulse prior to taking measurement to set the device in the desired state. $\prod_{V \text{th}, L} V_{\text{th}, L} H$ (3.2 V) Maintain $V_{\text{th}, L}$ voltage for measurement. \bigcirc All input, power supply and ground voltages must be maintained between each test unless otherwise noted.

