

MC5400/7400 series

MC5493L*
MC7493L,P*



Connect Q0 to $\bar{C}1$

COUNT	OUTPUT			
	Q3	Q2	Q1	Q0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

Propagation Delay Time = 20 ns typ/bit

V_{CC} = Pin 5
Gnd = Pin 10


TYPICAL FLIP-FLOP



* L suffix = TO-116 ceramic dual in-line package (Case 632).
P suffix = TO-116 plastic dual in-line package (Case 605).

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one input of the reset gate. The other input is tested in the same manner.




TEST CURRENT/VOLTAGE VALUES (All Temperatures)													Pulse	Gnd								
Volts																						
mA																						
	I _{OL}	I _{OH}	V _{IL}	V _{IH}	V _{IHH}	V _{RI}	V _{th 1}	V _{th 0}	V _{th L}	V _{CC L}	V _{CC H}											
MC5493	16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	0.7	4.5	5.5											
MC7493	16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	0.8	4.75	5.25											
TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																						
Characteristic	Symbol	Pin Under Test	MC5493 Test Limits -55 to +125°C			MC7493 Test Limits 0 to +70°C			I _{OL}	I _{OH}	V _{IL}	V _{IH}	V _{IHH}	V _{RI}	V _{th 1}	V _{th 0}	V _{th L}	V _{CC L}	V _{CC H}			
			Min	Max	Unit	Min	Max	Unit														
Input	Forward Current	R0 C0 C1	2	-	-1.6	mAdc	-	-1.6	mAdc	-	2	-	-	-	3	-	-	-	-	5	-	10
			14	-	-3.2	μAdc	-	-3.2	μAdc	-	14	-	-	-	-	-	-	-	-	↓	-	↓
			1	-	-3.2	μAdc	-	-3.2	μAdc	-	1	-	-	-	-	-	-	-	-	↓	-	↓
Leakage Current	R0 C0 C1	2	-	40	μAdc	-	40	μAdc	-	-	-	2	-	-	-	-	-	-	5	-	3.10	
		14	-	80	μAdc	-	80	μAdc	-	-	-	-	14	-	-	-	-	-	↓	-	10	
		1	-	80	μAdc	-	80	μAdc	-	-	-	-	1	-	-	-	-	-	↓	-	10	
Output	R0 C0 C1	2	-	1.0	mAdc	-	1.0	mAdc	-	-	-	-	2	-	-	-	-	-	5	-	3.10	
		14	-	↓	μAdc	-	↓	μAdc	-	-	-	-	14	-	-	-	-	-	↓	-	10	
		1	-	↓	μAdc	-	↓	μAdc	-	-	-	-	1	-	-	-	-	-	↓	-	10	
Output Voltage	Q0 ①	V _{OL} V _{SC} V _{OH}	12	-	0.4	Vdc	-	0.4	Vdc	-	-	-	-	-	-	2.3	-	-	-	-	10	
			↓	-	-20	mAdc	-	-18	mAdc	-	-	-	-	-	-	-	-	-	-	5	-	2.3,10,12
			↓	-	2.4	Vdc	-	2.4	Vdc	-	12	-	-	-	-	-	-	-	-	5	-	10
Q1 ①	V _{OL} V _{SC} V _{OH}	9	-	0.4	Vdc	-	0.4	Vdc	-	9	-	-	-	-	-	2.3	-	-	-	-	10	
		↓	-	-20	mAdc	-	-18	mAdc	-	-	-	-	-	-	-	-	-	-	5	-	2.3,10	
		↓	-	2.4	Vdc	-	2.4	Vdc	-	-	9	-	-	-	-	-	-	-	5	-	10	
Q2 ①	V _{OL} V _{SC} V _{OH}	8	-	0.4	Vdc	-	0.4	Vdc	-	8	-	-	-	-	-	2.3	-	-	-	-	10	
		↓	-	-20	mAdc	-	-18	mAdc	-	-	-	-	-	-	-	-	-	-	5	-	2.3,8,10	
		↓	-	2.4	Vdc	-	2.4	Vdc	-	-	8	-	-	-	-	-	-	-	5	-	10	
Q3 ①	V _{OL} V _{SC} V _{OH}	11	-	0.4	Vdc	-	0.4	Vdc	-	11	-	-	-	-	-	2.3	-	-	-	-	10	
		↓	-	-20	mAdc	-	-18	mAdc	-	-	-	-	-	-	-	-	-	-	5	-	2.3,10,11	
		↓	-	2.4	Vdc	-	2.4	Vdc	-	-	11	-	-	-	-	-	-	-	5	-	10	
Power Requirements (Total Device)	I _{PD}	5	-	46	mAdc	-	53	mAdc	-	-	-	-	-	-	-	2.3	-	-	-	-	10	
			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	5	-	10

Pulse 1: Apply positive pulse prior to taking measurement to set the device in the desired state.
Maintain V_{th L} voltage for measurement.

① All input, power supply and ground voltages must be maintained between each test unless otherwise noted.

SWITCHING TIME TEST CIRCUIT



$f_{Tog} = 10 \text{ MHz min}$
 $C_T = 15 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.
*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.
**A load is connected to each output during the test.

VOLTAGE WAVEFORMS AND DEFINITIONS

