MC68HC05J1A MC68HCL05J1A MC68HSC05J1A

Technical Data

M68HC05 Microcontrollers

> MC68HC05J1A/D Rev. 3, 4/2002



MC68HC05J1A MC68HCL05J1A MC68HSC05J1A

Technical Data

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://www.motorola.com/semiconductors/

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

Revision History

Freescale Semiconductor, Inc.

Date	Revision Level	Description	Page Number(s)
July, 2001	2.0	10.5 Thermal Characteristics — In table under Thermal resistance, device numbers corrected	97
	2.0	Section 12. Ordering Information — Added Table 12-1. MC Order Numbers for clarity	111
April, 2002	3.0	Update World Wide Web address	112

Technical Data

List of Sections

Section 1. General Description
Section 2. Memory
Section 3. Central Processor Unit (CPU)33
Section 4. Interrupts
Section 5. Resets
Section 6. Low-Power Modes55
Section 7. Parallel Input/Output (I/O)
Section 8. Multifunction Timer71
Section 9. Instruction Set77
Section 10. Electrical Specifications95
Section 11. Mechanical Specifications
Section 12. Ordering Information111
Appendix A. MC68HCL05J1A117
Appendix B. MC68HSC05J1A

List of Sections

Table of Contents

Section 1. General Description

	1.1	Contents	17
	1.2	Introduction	18
	1.3	Features	
	1.4	Mask Options	19
	1.5	MCU Structure	20
	1.6 1.6.2 1.6.2 1.6.2 1.6.2 1.6.3 1.6.4 1.6.5 1.6.6	Ceramic Resonator	
		Section 2. Memory	
	2.1	Contents	27
	2.2	Introduction	27
	2.3	Memory Map	27
	2.4	Input/Output (I/O) Section	28
	2.5	Random-Access Memory (RAM)	28
	2.6	Read-Only Memory (ROM)	28
MC68HC05J1A — Rev. 3.0			Technical Data

Technical Data

Section 3. Central Processor Unit (CPU)

3.1	Contents
3.2	Introduction
3.3 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5	CPU Registers 34 Accumulator 35 Index Register 35 Stack Pointer 36 Program Counter 37 Condition Code Register 38
3.4	Arithmetic/Logic Unit (ALU)39
	Section 4. Interrupts
4.1	Contents
4.2	Introduction
4.3 4.3.1 4.3.2 4.3.2 4.3.2 4.3.3 4.3.3 4.3.3	2 PA3-PA0 Pins .44 3 IRQ Status and Control Register .45 Timer Interrupts .46 1 Timer Overflow Interrupt .46 2 Real-Time Interrupt .46 Interrupt Processing .46
5.1	Section 5. Resets Contents
5.2	Introduction
5.3 5.3.1 5.3.2 5.3.3 5.3.4	Reset Types
	MC68HC05J1A — Rev. 3.0

5.4	Reset States
5.4.1	CPU
5.4.2	I/O Port Registers52
5.4.3	Multifunction Timer53
5.4.4	COP Watchdog
	Coation C. Law Dawer Mades
	Section 6. Low-Power Modes
6.1	Contents
6.2	Introduction
6.3	Stop Mode
6.4	Wait Mode
6.5	Halt Mode
6.6	Data-Retention Mode
	Section 7. Parallel Input/Output (I/O)
7.1	Contents
7.1	Contents
7.2	Introduction
7.3	I/O Port Function
7.4	Port A
7.4.1	Port A Data Register62
7.4.2	Data Direction Register A63
7.4.3	Pulldown Register A64
7.4.4	Port A External Interrupts65
7.5	Port B
7.5.1	Port B Data Register67
7.5.2	Data Direction Register B68
7.5.3	Pulldown Register B

Technical Data

Section 8. Multifunction Timer

8.1	Contents				
8.2	Introduction71				
8.3	Timer Status and Control Register				
8.4	COP Watchdog				
	Section 9. Instruction Set				
9.1	Contents				
9.2	Introduction				
9.3 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7 9.3.8	Addressing Modes 78 Inherent 79 Immediate 79 Direct 79 Extended 79 Indexed, No Offset 80 Indexed, 8-Bit Offset 80 Indexed, 16-Bit Offset 80 Relative 81				
9.4 9.4.1 9.4.2 9.4.3 9.4.4 9.4.5	Instruction Types.81Register/Memory Instructions.82Read-Modify-Write Instructions.83Jump/Branch Instructions.84Bit Manipulation Instructions.86Control Instructions.87				
9.5	Instruction Set Summary88				
9.6	Opcode Map				
	Section 10. Electrical Specifications				
10.1	Contents				
10.2	Introduction95				
10.3	Maximum Ratings96				
	MC68HC05J1A — Rev. 3.0				

10.4	Operating Temperature Range97
10.5	Thermal Characteristics
10.6	Power Considerations
10.7	5.0-Volt DC Electrical Characteristics99
10.8	3.3-Volt DC Electrical Characteristics100
10.9	5.0-Volt Control Timing105
10.10	3.3-Volt Control Timing
	Section 11. Mechanical Specifications
11.1	Contents
11.2	Introduction
11.3	20-Pin Plastic Dual In-Line Package (PDIP)110
11.4	20-Pin Small Outline Integrated Circuit Package (SOIC) 110
	Section 12. Ordering Information
12.1	Contents
12.2	Introduction
12.3	MC Order Numbers111
12.4	MCU Ordering Forms
12.5	Application Program Media
12.6	Diskettes113
12.7	EPROMs
12.8	ROM Program Verification
12.9	ROM Verification Units (RVUs)

MC68HC05J1A — Rev. 3.0

Technical Data

Table of Contents

reescale Semiconductor, Inc

Append	A xib	MC68	BHCL	05J1A
--------	-------	------	------	-------

A.1	Contents
A.2	Introduction117
A.3	DC Electrical Characteristics
A.4	MC Ordering Information
	Appendix B. MC68HSC05J1A
B.1	Contents
B.2	Introduction
B.3	DC Electrical Characteristics
B.4	Control Timing
B.5	MC Ordering Information

List of Figures

F	igure	Title Pa	ige
1	I-1	MC68HC05J1A Block Diagram	20
1	1-2	Pin Assignments	21
1	1-3	Bypassing Layout Recommendation	22
1	1-4	Crystal Connections with Feedback Resistor Mask Option	23
1	1-5	Crystal Connections without Feedback Resistor Mask Option	23
1	1-6	Ceramic Resonator Connections	
		with Feedback Resistor Mask Option	24
1	1-7	Ceramic Resonator Connections	
		without Feedback Resistor Mask Option	24
1	1-8	RC Oscillator Connections	25
1	1-9	External Clock Connections	25
2	2-1	Memory Map	29
2	2-2	I/O Register Summary	30
3	3-1	Programming Model	34
3	3-2	Accumulator (A)	35
3	3-3	Index Register (X)	35
3	3-4	Stack Pointer (SP)	36
3	3-5	Program Counter (PC)	37
3	3-6	Condition Code Register (CCR)	38
2	1-1	External Interrupt Logic	43
4	1-2	IRQ Status and Control Register (ISCR)	45
4	1-3	Stacking Order	47
MC68HC05J1A — Rev. 3.0		Technical D	ata

Technical Data

List of Figures

Figure	Title	Page
4-4	Interrupt Flowchart	48
5-1	Reset Sources	50
5-2	COP Register (COPR)	51
6-1	Stop/Wait/Halt Flowchart	58
7-1	Port A Data Register (PORTA)	62
7-2	Data Direction Register A (DDRA)	63
7-3	Pulldown Register A (PDRA)	64
7-4	Port A I/O Circuit	65
7-5	Port B Data Register (PORTB)	67
7-6	Data Direction Register B (DDRB)	68
7-7	Pulldown Register B (PDRB)	69
7-8	Port B I/O Circuit	70
8-1	Multifunction Timer Block Diagram	72
8-2	Timer Status and Control Register (TSCR)	73
8-3	Timer Counter Register (TCNTR)	75
8-4	COP Register (COPR)	76
10-1	Typical V _{OH} /I _{OH} (V _{DD} = 5.0 V)	101
10-2	Typical V_{OH}/I_{OH} ($V_{DD} = 3.3 \text{ V}$)	101
10-3	Typical V_{OL}/I_{OL} ($V_{DD} = 5.0 \text{ V}$)	102
10-4	Typical V_{OL}/I_{OL} ($V_{DD} = 3.3 \text{ V}$)	102
10-5	Typical Operating I _{DD} (25°C)	103
10-6	Typical Wait Mode I _{DD} (25°C)	
10-7	Typical Internal Operating Frequency for Various V _{DD} at 25°C — RC Option Only	104
10-8	External Interrupt Timing	
10-9	Stop Mode Recovery Timing	107
10-10	Power-On Reset Timing	108
10-11	External Reset Timing	108
A-1	Maximum Run Mode I _{DD} versus Frequency	
A-2	Maximum Wait Mode I _{DD} versus Frequency	121
	MC68HC05J1	A — Rev. 3.0

List of Tables

Table	Title	Page
4-1	Reset/Interrupt Vector Addresses	47
7-1	Port A Pin Functions	
7-2	Port B Pin Functions	70
8-1	Real-Time Interrupt Rate Selection	74
9-1	Register/Memory Instructions	82
9-2	Read-Modify-Write Instructions	83
9-3	Jump and Branch Instructions	85
9-4	Bit Manipulation Instructions	86
9-5	Control Instructions	87
9-6	Instruction Set Summary	88
9-7	Opcode Map	94
12-1	MC Order Numbers	.111
A-1	Low-Power Output Voltage (V _{DD} = 1.8–2.4 Vdc)	.118
A-2	Low-Power Output Voltage (V _{DD} = 2.5–3.6 Vdc)	.118
A-3	Low-Power Supply Current	.119
A-4	Low-Power Pulldown Current	.120
A-5	MC Order Numbers	.121
B-1	High-Speed Supply Current	.124
B-2	High-Speed Control Timing ($V_{DD} = 5.0 \text{ V} \pm 10\%$)	.125
B-3	High-Speed Control Timing (V _{DD} = 3.3 V ± 10%)	.125
B-4	MC Order Numbers	.126

MC68HC05J1A — Rev. 3.0

Technical Data

List of Tables

Section 1. General Description

1.1 Contents

1.2	Introduction
1.3	Features
1.4	Mask Options
1.5	MCU Structure
1.6	Pin Assignments21
1.6.1	V _{DD} and V _{SS}
1.6.2	OSC1 and OSC2
1.6.2.	l Crystal
1.6.2.2	Ceramic Resonator
1.6.2.3	RC Oscillator
1.6.2.4	External Clock
1.6.3	RESET
1.6.4	ĪRQ26
1.6.5	PA7-PA0
1.6.6	PB5-PB0

General Description

1.2 Introduction

The MC68HC05J1A is a member of the low-cost, high-performance M68HC05 Family of 8-bit microcontroller units (MCU). The M68HC05 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the family use the popular M68HC05 central processor unit (CPU) and are available with a variety of subsystems, memory sizes and types, and package types.

On-chip memory of the MC68HC05J1A includes:

- 1240 bytes of user read-only memory (ROM)
- 64 bytes of user random-access memory (RAM)

Information on the MC68HCL05J1A, a low-power version of the MC68HC05J1A, is introduced in **Appendix A. MC68HCL05J1A**.

Information on the MC68HSC05J1A, a high-speed version of the MC68HC05J1A, is introduced in **Appendix B. MC68HSC05J1A**.

1.3 Features

Features of the MCU include:

- Popular M68HC05 CPU
- Memory-mapped input/output (I/O) registers
- 1240 bytes of user ROM including eight user vector locations
- 64 bytes of user RAM
- 14 bidirectional I/O pins with these features:
 - Software programmable pulldown devices
 - Four I/O pins with 8-mA current sinking capability
 - Four I/O pins with maskable external interrupt capability
- Hardware mask and flag for external interrupts
- Fully static operation with no minimum clock speed
- On-chip oscillator with connections for a crystal or ceramic resonator or for a resistor-capacitor (RC) network

General Description
Mask Options

- 15-bit multifunction timer
- Computer operating properly (COP) watchdog
- Power-saving stop (or halt), wait, and data-retention modes
- Illegal address reset
- Internal steering diode between RESET and V_{DD} pins
- 8 × 8 unsigned multiply instruction
- 20-pin plastic dual in-line package (PDIP)
- 20-pin small outline integrated circuit package (SOIC)

1.4 Mask Options

Available MC68HC05J1A mask options are:

- On-chip oscillator connections: crystal/ceramic resonator connections or resistor-capacitor (RC) network connections
- Crystal/ceramic resonator feedback resistor: connected or not connected (available only with crystal/ceramic oscillator mask option)
- STOP instruction: enabled or disabled (converted to WAIT instruction)
- External interrupt pins: edge-triggered or edge- and level-triggered
- Port A and port B pulldown resistors: connected or not connected
- COP watchdog timer: enabled or disabled
- Port A external interrupt capability: enabled or disabled

1.5 MCU Structure

Figure 1-1 shows the structure of the MC68HC05J1A MCU.




Figure 1-1. MC68HC05J1A Block Diagram

1.6 Pin Assignments

Figure 1-2 shows the MC68HC05J1A pin assignments.




Figure 1-2. Pin Assignments

1.6.1 V_{DD} and V_{SS}

 V_{DD} and V_{SS} are the power supply and ground pins. The MCU operates from a single 5-V power supply.

Very fast signal transitions occur on the MCU pins, placing high short-duration current demands on the power supply. To prevent noise problems, take special care to provide good power supply bypassing at the MCU. Place bypass capacitors as close to the MCU as possible, as **Figure 1-3** shows. C2 is an optional bulk current bypass capacitor for use in applications that require the port pins to source high current levels.

General Description




Figure 1-3. Bypassing Layout Recommendation

1.6.2 OSC1 and OSC2

The OSC1 and OSC2 pins are the control connections for the on-chip oscillator. Depending on the mask option selected, the oscillator can be driven by any one of these:

- Crystal
- Ceramic resonator
- Resistor-capacitor (RC) network
- External clock signal

The frequency of the internal oscillator is f_{OSC}. The MCU divides the internal oscillator output by two to produce the internal clock with a frequency of f_{OP}.

An internal feedback resistor between the OSC1 and OSC2 pins is available as a mask option. The feedback resistor mask option is available only when the crystal/ceramic resonator mask option is also selected.

1.6.2.1 Crystal

With the crystal/ceramic resonator mask option, a crystal connected to the OSC1 and OSC2 pins can drive the on-chip oscillator. **Figure 1-4** and **Figure 1-5** show a typical crystal oscillator circuit for an AT-cut, parallel resonant crystal. Follow the crystal supplier's recommendations, as the crystal parameters determine the external component values

required to provide reliable startup and maximum stability. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the crystal and capacitors as close as possible to the pins.

NOTE: Use an AT-cut crystal and not an AT-strip crystal. The MCU may overdrive an AT-strip crystal.




Figure 1-4. Crystal Connections with Feedback Resistor Mask Option




Figure 1-5. Crystal Connections without Feedback Resistor Mask Option

General Description

1.6.2.2 Ceramic Resonator

To reduce cost, use a ceramic resonator in place of the crystal. Use the circuit in **Figure 1-6** or **Figure 1-7** for a ceramic resonator and follow the resonator manufacturer's recommendations. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the resonator as close as possible to the pins.




Figure 1-6. Ceramic Resonator Connections with Feedback Resistor Mask Option




Figure 1-7. Ceramic Resonator Connections without Feedback Resistor Mask Option

1.6.2.3 RC Oscillator

For maximum cost reduction, the RC oscillator mask option allows the configuration shown in **Figure 1-8** to drive the on-chip oscillator. The OSC2 signal is a square wave, and the signal on OSC1 is a triangular wave. The optimum frequency for the RC oscillator configuration is 2 MHz. Mount the RC components as close as possible to the pins for startup stabilization and to minimize output distortion.




Figure 1-8. RC Oscillator Connections

1.6.2.4 External Clock

With the RC oscillator mask option, an external clock from another CMOS-compatible device can drive the OSC1 input. Leave the OSC2 pin unconnected, as **Figure 1-9** shows.




Figure 1-9. External Clock Connections

General Description

1.6.3 **RESET**

A logic 0 on the RESET pin forces the MCU to a known startup state. See **5.3.2 External Reset** for more information.

1.6.4 **IRQ**

The IRQ pin is an asynchronous external interrupt pin. See **4.3.2.1 IRQ Pin**.

1.6.5 PA7-PA0

PA7–PA0 are the pins of port A, a general-purpose, bidirectional I/O port. See **7.4 Port A**.

1.6.6 PB5-PB0

PB5–PB0 are the pins of port B, a general-purpose, bidirectional I/O port. See **7.5 Port B**.

Section 2. Memory

2.1 Contents

2.2	Introduction
2.3	Memory Map27
2.4	Input/Output (I/O) Section
2.5	Random-Access Memory (RAM)
2.6	Read-Only Memory (ROM)28

2.2 Introduction

This section describes the organization of the on-chip memory.

2.3 Memory Map

The central processor unit (CPU) can address 2 Kbytes of memory space as shown in **Figure 2-1**. The read-only memory (ROM) portion of memory holds the program instructions, fixed data, user-defined vectors, and interrupt service routines. The random-access memory (RAM) portion of memory holds variable data. Input/output (I/O) registers are memory-mapped so that the CPU can access their locations in the same way that it accesses all other memory locations.

2.4 Input/Output (I/O) Section

The first 32 addresses of the memory space, \$0001–\$001F, are the I/O section. These are the addresses of the I/O control registers, status registers, and data registers. See **Figure 2-2**.

One I/O register shown in **Figure 2-2** is located outside the 32-byte I/O section: the computer operating properly (COP) register is mapped at \$07F0.

2.5 Random-Access Memory (RAM)

The 64 addresses from \$00C0 to \$00FF serve as both the user RAM and the stack RAM. The CPU uses five stack RAM bytes to save all CPU register contents before processing an interrupt. During a subroutine call, the CPU uses two bytes to store the return address. The stack pointer decrements during pushes and increments during pulls.

NOTE:


Be careful when using nested subroutines or multiple interrupt levels. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.

2.6 Read-Only Memory (ROM)

The ROM is located in two areas of the memory map:

- 1. Addresses \$0300–\$07CF contain 1232 bytes of user ROM.
- 2. Addresses \$07F8–\$07FF contain 16 bytes of ROM reserved for user vectors.

Memory Read-Only Memory (ROM)



^{*}Writing to bit 0 of \$07F0 clears the COP watchdog. Reading \$07F0 returns ROM data.

Figure 2-1. Memory Map

Memory




Figure 2-2. I/O Register Summary (Sheet 1 of 2)

Memory Read-Only Memory (ROM)




Figure 2-2. I/O Register Summary (Sheet 2 of 2)

Section 3. Central Processor Unit (CPU)

3.1 Contents

3.2	Introduction	33
3.3	CPU Registers	34
3.3.1	Accumulator	35
3.3.2	Index Register	35
3.3.3	Stack Pointer	36
3.3.4	Program Counter	37
3.3.5	Condition Code Register	38
3.4	Arithmetic/Logic Unit (ALU)	39

3.2 Introduction

This section describes the central processor unit (CPU) registers.

MC68HC05J1A — Rev. 3.0

Technical Data

Central Processor Unit (CPU)

3.3 CPU Registers

Figure 3-1 shows the five CPU registers. CPU registers are not part of the memory map.




Figure 3-1. Programming Model

Central Processor Unit (CPU)

CPU Registers

3.3.1 Accumulator

The accumulator (A) shown in **Figure 3-2** is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and results of arithmetic and non-arithmetic operations.



Figure 3-2. Accumulator (A)

3.3.2 Index Register

In the indexed addressing modes, the CPU uses the byte in the index register (X) shown in Figure 3-3 to determine the conditional address of the operand. See 9.3.5 Indexed, No Offset, 9.3.6 Indexed, 8-Bit Offset, and 9.3.7 Indexed, 16-Bit Offset for more information on indexed addressing.

The 8-bit index register also can serve as a temporary data storage location.



Figure 3-3. Index Register (X)

Central Processor Unit (CPU)

3.3.3 Stack Pointer

The stack pointer (SP) shown in **Figure 3-4** is a 16-bit register that contains the address of the next free location on the stack. During a reset or after the reset stack pointer (RSP) instruction, the stack pointer initializes to \$00FF. The address in the stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack.

The 10 most significant bits of the stack pointer are fixed permanently at 0000000011, so the stack pointer produces addresses from \$00C0 to \$00FF. If subroutines and interrupts use more than 64 stack locations, the stack pointer wraps around to address \$00FF and begins writing over the previously stored data. A subroutine uses two stack locations. An interrupt uses five locations.




Figure 3-4. Stack Pointer (SP)

Central Processor Unit (CPU)
CPU Registers

3.3.4 Program Counter

The program counter (PC) shown in **Figure 3-5** is a 16-bit register that contains the address of the next instruction or operand to be fetched. The five most significant bits of the program counter are ignored internally and appear as 00000.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.




Figure 3-5. Program Counter (PC)

MC68HC05J1A — Rev. 3.0 Technical Data

Central Processor Unit (CPU)

3.3.5 Condition Code Register

The condition code register (CCR) shown in **Figure 3-6** is an 8-bit register whose three most significant bits are permanently fixed at 111. The condition code register contains the interrupt mask and four flags that indicate the results of prior instructions.




Figure 3-6. Condition Code Register (CCR)

H — Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an add without carry (ADD) or add with carry (ADC) operation. The half-carry bit is required for binary-coded decimal (BCD) arithmetic operations. Reset has no effect on the half-carry flag.

I — Interrupt Mask Flag

Setting the interrupt mask (I) disables interrupts. If an interrupt request occurs while the interrupt mask is a logic 0, the CPU saves the CPU registers on the stack, sets the interrupt mask, and then fetches the interrupt vector. If an interrupt request occurs while the interrupt mask is set, the interrupt request is latched. The CPU processes the latched interrupt as soon as the interrupt mask is cleared again.

A return-from-interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After a reset, the interrupt mask is set and can be cleared only by a clear interrupt mask bit (CLI), STOP, or WAIT instruction.

Central Processor Unit (CPU)
Arithmetic/Logic Unit (ALU)

N — Negative Flag

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result (bit 7 in the results is a logic 1). Reset has no effect on the negative flag.

Z — Zero Flag

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00. Reset has no effect on the zero flag.

C — Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow bit. Reset has no effect on the carry/borrow flag.

3.4 Arithmetic/Logic Unit (ALU)

The arithmetic/logic unit (ALU) performs the arithmetic and logical operations defined by the instruction set. The binary arithmetic circuits decode instructions and set up the ALU for the selected operation. Most binary arithmetic is based on the addition algorithm, carrying out subtraction as negative addition. Multiplication is not performed as a discrete operation but as a chain of addition and shift operations within the ALU. The multiply instruction requires 11 internal clock cycles to complete this chain of operations.

MC68HC05J1A — Rev. 3.0

Central Processor Unit (CPU)

Technical Data — MC68HC05J1A

Section 4. Interrupts

4.1 Contents

4.2	Introduction	.41
4.3	Interrupt Sources	.41
4.3.1	Software Interrupt	.42
4.3.2	External Interrupts	. 42
4.3.2.	1 IRQ Pin	.42
4.3.2.2	PA3–PA0 Pins	.44
4.3.2.3	IRQ Status and Control Register	.45
4.3.3	Timer Interrupts	. 46
4.3.3.	Timer Overflow Interrupt	. 46
4.3.3.2	Real-Time Interrupt	. 46
11	Interrupt Processing	46

4.2 Introduction

This section describes how interrupts temporarily change the normal processing sequence.

4.3 Interrupt Sources

These sources can generate interrupt requests:

- SWI (software interrupt) instruction
- IRQ pin
- PA3–PA0 pins (mask option)
- Multifunction timer

MC68HC05J1A — Rev. 3.0

Interrupts

An interrupt temporarily stops normal program execution to process a particular event. An interrupt does not stop the execution of the instruction in progress, but takes effect when the current instruction completes its execution. Interrupt processing automatically saves the central processor unit (CPU) registers on the stack and loads the program counter with a user-defined vector address.

4.3.1 Software Interrupt

The software interrupt (SWI) instruction causes a non-maskable interrupt.

4.3.2 External Interrupts

These sources can generate external interrupts:

- IRQ pin
- PA3–PA0 pins (mask option)

Setting the I bit in the condition code register or clearing the IRQE bit in the interrupt status and control register disables external interrupts.

4.3.2.1 TRQ Pin

An interrupt signal on the \overline{IRQ} pin latches an external interrupt request. When the CPU completes its current instruction, it tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition code register and the IRQE bit in the interrupt status and control register. If the I bit is clear and the IRQE bit is set, the CPU then begins the interrupt sequence. The CPU clears the IRQ latch while it fetches the interrupt vector, so that another external interrupt request can be latched during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt, the CPU can recognize the new interrupt request. Figure 4-1 shows the external interrupt logic.

Interrupts
Interrupt Sources




Figure 4-1. External Interrupt Logic

External interrupt triggering sensitivity is a mask option. The IRQ pin can be negative edge-triggered only or negative edge- and low level-triggered.

With the mask option for an edge- and level-sensitive external interrupt trigger, a falling edge or a low level on the \overline{IRQ} pin latches an external interrupt request. Edge- and level-sensitive triggering allows the use of multiple wired-OR external interrupt sources. An external interrupt request is latched as long as any source is holding the \overline{IRQ} pin low.

With the mask option for an edge-sensitive only external interrupt trigger, a falling edge on the \overline{IRQ} pin latches an external interrupt request. A subsequent external interrupt request can be latched only after the voltage level on the \overline{IRQ} pin returns to logic 1 and then falls again to logic 0.

MC68HC05J1A — Rev. 3.0

Interrupts

4.3.2.2 PA3-PA0 Pins

The mask option for port A external interrupts enables pins PA3–PA0 to serve as additional external interrupt sources. An interrupt signal on a PA3–PA0 pin latches an external interrupt request. After completing the current instruction, the CPU tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition code register and the IRQE bit in the interrupt status and control register. If the I bit is clear and the IRQE bit is set, the CPU then begins the interrupt sequence. The CPU clears the IRQ latch while it fetches the interrupt vector, so that another external interrupt request can be latched during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt, the CPU can recognize the new interrupt request.

External interrupt triggering sensitivity is a mask option. The PA3–PA0 pins can be positive edge-triggered only or positive edge- and high level-triggered.

With the mask option for an edge- and level-sensitive external interrupt trigger, a rising edge or a high level on a PA3–PA0 pin latches an external interrupt request. Edge- and level-sensitive triggering allows the use of multiple wired-OR external interrupt sources. As long as any source is holding a PA3–PA0 pin high, an external interrupt request is latched, and the CPU continues to execute the interrupt service routine.

With the mask option for an edge-sensitive only external interrupt trigger, a rising edge on a PA3–PA0 pin latches an external interrupt request. A subsequent external interrupt request can be latched only after the voltage level of the previous interrupt signal returns to logic 0 and then rises again to logic 1.

4.3.2.3 IRQ Status and Control Register

The IRQ status and control register (ISCR), shown in **Figure 4-2**, contains an external interrupt mask, an external interrupt flag, and a flag reset bit.




Figure 4-2. IRQ Status and Control Register (ISCR)

IRQE — External Interrupt Request Enable Bit

This read/write bit enables external interrupts. Resets set the IRQE bit.

- 1 = External interrupt processing enabled
- 0 = External interrupt processing disabled

IRQF — External Interrupt Request Flag

The IRQ flag is a clearable, read-only bit that is set when an external interrupt request is pending. Resets clear the IRQF bit.

- 1 = Interrupt request pending
- 0 = No interrupt request pending

These conditions set the IRQ flag:

- a. An external interrupt signal on the IRQ pin
- An external interrupt signal on pin PA3, PA2, PA1, or PA0 when PA3–PA0 are enabled to serve as external interrupt sources

The CPU clears the IRQ flag when fetching the interrupt vector. Writing to the IRQ flag has no effect. Clear the IRQ flag by writing a logic 1 to the IRQR bit.

IRQR — Interrupt Request Reset Bit

This write-only bit clears the IRQ flag.

- 1 = IRQF bit cleared
- 0 = No effect

MC68HC05J1A — Rev. 3.0

Interrupts

4.3.3 Timer Interrupts

The multifunction timer can generate these interrupts:

- Timer overflow interrupt
- Real-time interrupt

Setting the I bit in the condition code register disables timer interrupts.

4.3.3.1 Timer Overflow Interrupt

A timer overflow interrupt request occurs if the timer overflow flag, TOF, becomes set while the timer overflow interrupt enable bit, TOIE, is also set. See **8.3 Timer Status and Control Register**.

4.3.3.2 Real-Time Interrupt

A real-time interrupt request occurs if the real-time interrupt flag, RTIF, becomes set while the real-time interrupt enable bit, RTIE, is also set. See **8.3 Timer Status and Control Register**.

4.4 Interrupt Processing

The CPU takes these actions to begin servicing an interrupt:

- Stores the CPU registers on the stack in the order shown in Figure 4-3
- Sets the I bit in the condition code register to prevent further interrupts
- Loads the program counter with the contents of the appropriate interrupt vector locations:
 - \$07FC and \$07FD (software interrupt vector)
 - \$07FA and \$07FB (external interrupt vector)
 - \$07F8 and \$07F9 (timer interrupt vector)

The return-from-interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in **Figure 4-3**.

Interrupts
Interrupt Processing




Figure 4-3. Stacking Order

Table 4-1 summarizes the reset and interrupt sources and vector assignments.

Table 4-1. Reset/Interrupt Vector Addresses

Function	Source	Local Mask	Global Mask	Priority (1 = Highest)	Vector Address
Reset	Power-on RESET pin COP watchdog ⁽¹⁾ illegal address	None	None None None None	1 1 1 1	\$07FE-\$07FF
Software interrupt (SWI)	User code	None	None	Same priority as instruction	\$07FC-\$07FD
External interrupt	IRQ pin PA3 pin ⁽²⁾ PA2 pin ⁽²⁾ PA1 pin ⁽²⁾ PA0 pin ⁽²⁾	IRQE bit	l bit	2	\$07FA-\$07FB
Timer interrupts	TOF bit RTIF bit	TOFE bit RTIE bit	l bit	3	\$07F8-\$07F9

^{1.} The COP watchdog is a mask option.

MC68HC05J1A — Rev. 3.0

^{2.} Port A external interrupt capability is a mask option.

Figure 4-4 shows the sequence of events caused by an interrupt.




Figure 4-4. Interrupt Flowchart

Technical Data — MC68HC05J1A

Section 5. Resets

5.1 Contents

5.2	Introduction49
5.3	Reset Types
5.3.1	Power-On Reset50
5.3.2	External Reset
5.3.3	Computer Operating Properly (COP) Reset51
5.3.4	Illegal Address Reset
5.4	Reset States
5.4.1	CPU
5.4.2	I/O Port Registers52
5.4.3	Multifunction Timer53
5.4.4	COP Watchdog

5.2 Introduction

This section describes the four reset sources and how they initialize the microcontroller unit (MCU).

MC68HC05J1A — Rev. 3.0 Technical Data

5.3 Reset Types

A reset immediately stops the operation of the instruction being executed, initializes certain control bits, and loads the program counter with a user-defined reset vector address. These conditions produce a reset:

- Initial power-up (power-on reset)
- A logic 0 applied to the RESET pin (external reset)
- Timeout of the mask-optional computer operating properly (COP) watchdog (COP reset)
- An opcode fetch from an address not in the memory map (illegal address reset)

Figure 5-1 is a block diagram of the reset sources.




Figure 5-1. Reset Sources

5.3.1 Power-On Reset

A positive transition on the V_{DD} pin generates a power-on reset. The power-on reset is strictly for power-up conditions and cannot be used to detect drops in power supply voltage.

Resets Reset Types

A 4064 t_{CYC} (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If the RESET pin is at logic 0 at the end of 4064 t_{CYC} , the MCU remains in the reset condition until the signal on the RESET pin goes to logic 1.

5.3.2 External Reset

A logic 0 applied to the $\overline{\text{RESET}}$ pin for one and one-half t_{CYC} generates an external reset. A Schmitt trigger senses the logic level at the $\overline{\text{RESET}}$ pin.

5.3.3 Computer Operating Properly (COP) Reset

A timeout of the COP watchdog generates a COP reset. The COP watchdog is part of a software error detection system and must be cleared periodically to start a new timeout period. See **8.4 COP Watchdog**.

To clear the COP watchdog and prevent a COP reset, write a logic 0 to bit 0 (COPC) of the COP register at location \$07F0. The COP register, shown in **Figure 5-2**, is a write-only register that returns the contents of a ROM location when read.

The COP watchdog function is a mask option.




Figure 5-2. COP Register (COPR)

COPC — COP Clear Bit

COPC is a write-only bit. Periodically writing a logic 0 to COPC prevents the COP watchdog from resetting the MCU.

MC68HC05J1A — Rev. 3.0 Technical Data

5.3.4 Illegal Address Reset

An opcode fetch from an address that is not in the ROM (locations \$0300–\$07FF) or the RAM (locations \$00C0–\$00FF) generates an illegal address reset.

5.4 Reset States

This subsection describes how resets initialize the MCU.

5.4.1 CPU

A reset has the following effects on the CPU:

- Loads the stack pointer with \$FF
- Sets the I bit in the condition code register, inhibiting interrupts
- Sets the IRQE bit in the interrupt status and control register
- Loads the program counter with the user-defined reset vector from locations \$07FE and \$07FF
- Clears the stop latch, enabling the CPU clock
- Clears the wait latch, waking the CPU from the wait mode

5.4.2 I/O Port Registers

A reset has these effects on I/O port registers:

- Clears bits DDRA7–DDRA0 in data direction register A so that port A pins are inputs
- Clears bits PDIA7–PDIA0 in pulldown register A so that port A pulldown devices are enabled
- Clears bits DDRB5–DDRB0 in data direction register B so that port B pins are inputs
- Clears bits PDIB5–PDIB0 in pulldown register B so that port B pulldown devices are enabled
- Has no effect on port A or port B data registers

Resets Reset States

5.4.3 Multifunction Timer

A reset has these effects on the multifunction timer:

- Clears the timer status and control register
- Clears the timer counter register

5.4.4 COP Watchdog

A reset clears the COP watchdog, if the COP watchdog is enabled by mask option.

Technical Data — MC68HC05J1A

Section 6. Low-Power Modes

6.1 Contents

6.2	Introduction
6.3	Stop Mode
6.4	Wait Mode
6.5	Halt Mode
6.6	Data-Retention Mode

6.2 Introduction

This section describes the four low-power modes:

- Stop mode
- Wait mode
- Halt mode (mask option)
- Data-retention mode

6.3 Stop Mode

The STOP instruction puts the microcontroller unit (MCU) in its lowest power-consumption mode and has these effects on the MCU:

- Clears TOF and RTIF, the timer interrupt flags in the timer status and control register, removing any pending timer interrupts
- Clears TOIE and RTIE, the timer interrupt enable bits in the timer status and control register, disabling further timer interrupts
- Clears the multifunction timer counter

MC68HC05J1A — Rev. 3.0

- Sets the IRQE bit in the IRQ status and control register to enable external interrupts
- Clears the I bit in the condition code register, enabling interrupts
- Stops the internal oscillator, turning off the central processor unit (CPU) clock and the timer clock, including the computer operating properly (COP) watchdog

The STOP instruction does not affect any other registers or any input/output (I/O) lines.

These conditions bring the MCU out of stop mode:

- An external interrupt signal on the IRQ pin A high-to-low transition on the IRQ pin loads the program counter with the contents of locations \$07FA and \$07FB.
- An external interrupt signal on a port A external interrupt pin — If the mask option for the port A external interrupt function is selected, a low-to-high transition on a PA3–PA0 pin loads the program counter with the contents of locations \$07FA and \$07FB.
- External reset A logic 0 on the RESET pin resets the MCU and loads the program counter with the contents of locations \$07FE and \$07FF.

When the MCU exits stop mode, processing resumes after a stabilization delay of 4064 oscillator cycles.

6.4 Wait Mode

The WAIT instruction puts the MCU in an intermediate power-consumption mode and has these effects on the MCU:

- Clears the I bit in the condition code register, enabling interrupts
- Sets the IRQE bit in the IRQ status and control register, enabling external interrupts
- Stops the central processor unit (CPU) clock, but allows the internal oscillator and timer clock to continue to run

The WAIT instruction does not affect any other registers or any I/O lines.

Low-Power Modes Halt Mode

These conditions restart the CPU clock and bring the MCU out of wait mode:

- An external interrupt signal on the IRQ pin A high-to-low transition on the IRQ pin loads the program counter with the contents of locations \$07FA and \$07FB.
- An external interrupt signal on a port A external interrupt
 pin If the mask option for the port A external interrupt function
 is selected, a low-to-high transition on a PA3—PA0 pin loads the
 program counter with the contents of locations \$07FA and \$07FB.
- A timer interrupt A timer overflow or a real-time interrupt request loads the program counter with the contents of locations \$07F8 and \$07F9.
- A COP watchdog reset A timeout of the mask-optional COP watchdog resets the MCU and loads the program counter with the contents of locations \$07FE and \$07FF. Software can enable real-time interrupts so that the MCU can periodically exit wait mode to reset the COP watchdog.
- External reset A logic 0 on the RESET pin resets the MCU and loads the program counter with the contents of locations \$07FE and \$07FF.

6.5 Halt Mode

If the mask option to disable the STOP instruction is selected, a STOP instruction puts the MCU in halt mode. The halt mode is identical to the wait mode, except that a recovery delay of 1–4064 internal clock cycles occurs when the MCU exits the halt mode. If the mask option to disable the STOP instruction is selected, the COP watchdog cannot be inadvertently turned off by a STOP instruction.

Figure 6-1 shows the sequence of events in stop, wait, and halt modes.

Low-Power Modes




Figure 6-1. Stop/Wait/Halt Flowchart

Low-Power Modes Data-Retention Mode

6.6 Data-Retention Mode

In data-retention mode, the MCU retains random-access memory (RAM) contents and CPU register contents at V_{DD} voltages as low as 2.0 Vdc. The data-retention feature allows the MCU to remain in a low power-consumption state during which it retains data, but the CPU cannot execute instructions.

To put the MCU in data-retention mode:

- 1. Drive the \overline{RESET} pin to logic 0.
- 2. Lower the V_{DD} voltage. The RESET pin must remain low continuously during data-retention mode.

To take the MCU out of data-retention mode:

- 1. Return V_{DD} to normal operating voltage.
- 2. Return the RESET pin to logic 1.

Low-Power Modes

Technical Data — MC68HC05J1A

Section 7. Parallel Input/Output (I/O)

7.1 Contents

7.2	Introduction
7.3	I/O Port Function
7.4	Port A
7.4.1	Port A Data Register62
7.4.2	Data Direction Register A63
7.4.3	Pulldown Register A64
7.4.4	Port A External Interrupts65
7.5	Port B
7.5.1	Port B Data Register67
7.5.2	Data Direction Register B68
7.5.3	Pulldown Register B69

7.2 Introduction

This section describes the two bidirectional input/output (I/O) ports.

7.3 I/O Port Function

The 14 bidirectional I/O pins form two parallel I/O ports. Each I/O pin is programmable as an input or an output. The contents of the data direction registers determine the data direction of each I/O pin.

All 14 I/O pins have mask-optional, software-programmable pulldown devices.

MC68HC05J1A — Rev. 3.0

Parallel Input/Output (I/O)

7.4 Port A

Port A is an 8-bit, general-purpose, bidirectional I/O port with these features:

- Programmable pulldown devices (mask option)
- 8-mA current sinking capability (pins PA7–PA4)
- External interrupt capability (mask option: pins PA3–PA0)

7.4.1 Port A Data Register

The port A data register (PORTA) contains a bit for each of the port A pins. When a port A pin is programmed to be an output, the state of its data register bit determines the state of the output pin. When a port A pin is programmed to be an input, reading the port A data register returns the logic state of the pin.




Figure 7-1. Port A Data Register (PORTA)

PA7-PA0 — Port A Data Bits

These read/write bits are software-programmable. Data direction of each bit is under the control of the corresponding bit in data direction register A. Resets have no effect on port A data.

Parallel Input/Output (I/O)
Port A

7.4.2 Data Direction Register A

The contents of data direction register A (DDRA) determine whether each port A pin is an input or an output. Writing a logic 1 to a DDRA bit enables the output buffer for the associated port A pin; a logic 0 disables the output buffer. A reset initializes all DDRA bits to 0, configuring all port A pins as inputs.




Figure 7-2. Data Direction Register A (DDRA)

DDRA7-DDRA0 — Port A Data Direction Bits

These read/write bits control port A data direction.

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

NOTE: Avoid glitches on port A pins by writing to the port A data register before changing DDRA bits from logic 0 to logic 1.

Parallel Input/Output (I/O)

7.4.3 Pulldown Register A

All port A pins have mask-optional, programmable pulldown devices that typically sink 100 μ A. Clearing the PDIA7–PDIA0 bits in pulldown register A (PDRA) turns on the pulldown devices. See **Figure 7-3**.

Pulldown register A can turn on a port A pulldown device only when the port A pin is an input. Reset clears the PDIA7–PDIA0 bits, turning on all the port A pulldown devices.




Figure 7-3. Pulldown Register A (PDRA)

PDIA7-PDIA0 — Port A Pulldown Inhibit Bits

Writing logic 0s to these write-only bits turns on the port A pulldown devices. Reading pulldown register A returns undefined data.

- 1 = Corresponding port A pin pulldown device turned off
- 0 = Corresponding port A pin pulldown device turned on

NOTE: Avoid a floating port A input by clearing its pulldown register bit before changing its DDRA bit from logic 1 to logic 0.

Do not use read-modify-write instructions on pulldown register A.

Parallel Input/Output (I/O)
Port A

7.4.4 Port A External Interrupts

If the port A external interrupt mask option is selected, the PA3–PA0 pins serve as external interrupt pins in addition to the \overline{IRQ} pin.

External interrupt triggering sensitivity is a mask option. The PA3–PA0 pins can be positive edge-triggered or positive edge- and high level-triggered.

NOTE: When testing for external interrupts, the BIH and BIL instructions test the voltage on the \overline{IRQ} pin, not the state of the internal IRQ signal. Therefore, BIH and BIL cannot test the port A external interrupt pins.

Figure 7-4 shows the port A I/O logic.




Figure 7-4. Port A I/O Circuit

MC68HC05J1A — Rev. 3.0 Technical Data

Parallel Input/Output (I/O)

When a port A pin is programmed as an output, reading the port bit actually reads the value of the data latch and not the voltage on the pin itself. When a port A pin is programmed as an input, reading the port bit reads the voltage level on the pin. The data latch can always be written, regardless of the state of its DDR bit. **Table 7-1** summarizes the operations of the port A pins.

Table 7-1. Port A Pin Functions

Pulldown Mask Option	Control Bits		I/O Pin Mode	Accesses to PDRA		Accesses to DDRA	Accesses to PORTA	
	PDIAx	DDRAx	Wode	Read	Write	Read/Write	Read	Write
No	X ⁽¹⁾	0	Input, hi-z	U ⁽²⁾	PDIA7-PDIA0	DDRA7-DDRA0	Pin	PA7-PA0
No	Х	1	Output	U	PDIA7-PDIA0	DDRA7-DDRA0	PA7-PA0	PA7-PA0
Yes	0	0	Input, pulldown on	U	PDIA7-PDIA0	DDRA7-DDRA0	Pin	PA7-PA0
Yes	0	1	Output, pulldown on	U	PDIA7-PDIA0	DDRA7-DDRA0	PA7-PA00	PA7-PA0
Yes	1	0	Input, hi-z	U	PDIA7-PDIA0	DDRA7-DDRA0	Pin	PA7-PA0
Yes	1	1	Output	U	PDIA7-PDIA0	DDRA7-DDRA0	PA7-PA0	PA7-PA0

^{1.} X = Don't care

^{2.} U = Undefined

Parallel Input/Output (I/O)
Port B

7.5 Port B

Port B is a 6-bit, general-purpose, bidirectional I/O port with programmable pulldown devices.

7.5.1 Port B Data Register

The port B data register (PORTB) contains a bit for each of the port B pins. When a port B pin is programmed to be an output, the state of its data register bit determines the state of the output pin. When a port B pin is programmed to be an input, reading the port B data register returns the logic state of the pin.




Figure 7-5. Port B Data Register (PORTB)

PB5-PB0 - Port B Data Bits

These read/write bits are software programmable. Data direction of each bit is under the control of the corresponding bit in the port B data direction register.

Bits 7 and 6 — Not used

Bits 7 and 6 always read as logic 0s. Writes to these bits have no effect.

MC68HC05J1A — Rev. 3.0

Parallel Input/Output (I/O)

7.5.2 Data Direction Register B

The contents of data direction register B (DDRB) determine whether each port B pin is an input or an output. Writing a logic 1 to a DDRB bit enables the output buffer for the associated port B pin; a logic 0 disables the output buffer. A reset initializes all DDRB bits to logic 0, configuring all port B pins as inputs.




Figure 7-6. Data Direction Register B (DDRB)

DDRB5-DDRB0 — Data Direction Bits

These read/write bits control port B data direction.

- 1 = Corresponding port B pin configured as output
- 0 = Corresponding port B pin configured as input

Bit 7 and 6 — Not used

Bits 7 and 6 always read as logic 0s. Writes to these bits have no effect.

NOTE: Avoid glitches on port B pins by writing to the port B data register before changing DDRB bits from logic 0 to logic 1.

Parallel Input/Output (I/O)
Port B

7.5.3 Pulldown Register B

All port B pins have mask-optional, programmable pulldown devices that typically sink 100 μ A. Clearing any of the PDIB5–PDIB0 bits in pulldown register B (PDRB) turns on the pulldown devices. See **Figure 7-7**.

Pulldown register B can turn on a port B pulldown device only when the port B pin is an input. Reset clears bits PDIB5–PDIB0, turning on the port B pulldown devices.




Figure 7-7. Pulldown Register B (PDRB)

PDIB5-PDIB0 — Pulldown Inhibit Bits

Writing logic 0s to these write-only bits turns on the port B pulldown devices. Reading pulldown register B returns undefined data.

- 1 = Corresponding port B pin pulldown device turned off
- 0 = Corresponding port B pin pulldown device turned on

Bits 7 and 6 — Not used

NOTE:

Avoid a floating port B input by clearing its pulldown register bit before changing its DDRB bit from logic 1 to logic 0.

Do not use read-modify-write instructions on pulldown register B.

Figure 7-8 shows the port B I/O logic.

Reading a port B output actually reads the value of the data latch and not the voltage on the pin itself. When a port B pin is programmed as an input, reading the port bit reads the voltage level on the pin. The data latch can always be written, regardless of the state of its DDR bit.

Table 7-2 summarizes the operation of the port B pins.

MC68HC05J1A — Rev. 3.0

READ \$0005 WRITE \$0005 DATA DIRECTION REGISTER B BIT DDRBx INTERNAL DATA BUS PORT B DATA WRITE \$0001 REGISTER PBx BIT PBx READ \$0001 WRITE \$0011 **PULLDOWN** REGISTER B BIT PDIBx 100-μΑ PULLDOWN RESET DEVICE PULLDOWN DEVICES ENABLED (MASK OPTION)

Freescale Semiconductor, Inc.

Figure 7-8. Port B I/O Circuit

Table 7-2. Port B Pin Functions

Pulldown Mask Option	Control Bits		I/O Pin Mode	Accesses to PDRB		Accesses to DDRB	Accesses to PORTB	
	PDIBx	DDRBx	Wiode	Read	Write	Read/Write	Read	Write
No	X ⁽¹⁾	0	Input, hi-z	U ⁽²⁾	PDIB7-PDIB0	DDRB7-DDRB0	Pin	PB7-PB0
No	Х	1	Output	U	PDIB7-PDIB0	DDRB7-DDRB0	PB7-PB0	PB7-PB0
Yes	0	0	Input, pulldown on	U	PDIB7-PDIB0	DDRB7-DDRB0	Pin	PB7-PB0
Yes	0	1	Output, pulldown on	U	PDIB7-PDIB0	DDRB7-DDRB0	PB7-PB0	PB7-PB0
Yes	1	0	Input, hi-z	U	PDIB7-PDIB0	DDRB7-DDRB0	Pin	PB7-PB0
Yes	1	1	Output	U	PDIB7-PDIB0	DDRB7-DDRB0	PB7-PB0	PB7-PB0

^{1.} X = Don't care

^{2.} U = Undefined

Section 8. Multifunction Timer

8.1 Contents

8.2	Introduction	.71
8.3	Timer Status and Control Register	.73
8 4	COP Watchdog	76

Freescale Semiconductor, Inc.

8.2 Introduction

This section describes the operation of the multifunction timer and the computer operating properly (COP) watchdog. **Figure 8-1** shows the organization of the timer subsystem.

MC68HC05J1A — Rev. 3.0 Technical Data

Multifunction Timer




Figure 8-1. Multifunction Timer Block Diagram

Multifunction Timer Timer Status and Control Register

8.3 Timer Status and Control Register

The read/write timer status and control register (TSCR) contains these bits:

- Timer interrupt enable bits
- Timer interrupt flags
- Timer interrupt flag reset bits
- Timer interrupt rate select bits




Figure 8-2. Timer Status and Control Register (TSCR)

TOF — Timer Overflow Flag

This read-only flag becomes set when the first eight stages of the counter roll over from \$FF to \$00. TOF generates a timer overflow interrupt request if TOIE is also set. Clear TOF by writing a logic 1 to the TOFR bit. Writing to TOF has no effect. Reset clears TOF.

RTIF — Real-Time Interrupt Flag

This read-only flag becomes set when the selected real-time interrupt (RTI) output becomes active. RTIF generates a real-time interrupt request if RTIE is also set. Clear RTIF by writing a logic 1 to the RTIFR bit. Writing to RTIF has no effect. Reset clears RTIF.

TOIE — Timer Overflow Interrupt Enable Bit

This read/write bit enables timer overflow interrupts.

1 = Timer overflow interrupts enabled

0 = Timer overflow interrupts disabled

MC68HC05J1A — Rev. 3.0 Technical Data

Multifunction Timer

RTIE — Real-Time Interrupt Enable Bit

This read/write bit enables real-time interrupts.

1 = Real-time interrupts enabled

0 = Real-time interrupts disabled

TOFR — Timer Overflow Flag Reset Bit

Writing a logic 1 to this write-only bit clears the TOF bit. TOFR always reads as logic 0. Reset clears TOFR.

RTIFR — Real-Time Interrupt Flag Reset Bit

Writing a logic 1 to this write-only bit clears the RTIF bit. RTIFR always reads as logic 0. Reset clears RTIFR.

RT1 and RT0 — Real-Time Interrupt Select Bits 1 and 0

These read/write bits select one of four RTI rates, as shown in **Table 8-1**. Because the selected RTI output drives the COP watchdog, changing the real-time interrupt rate also changes the counting rate of the COP watchdog. Reset sets RT1 and RT0.

NOTE:

Changing RT1 and RT0 when a COP timeout is imminent or uncertain may cause a real-time interrupt request to be missed or an additional real-time interrupt request to be generated. Clear the COP timer just before changing RT1 and RT0.

Table 8-1. Real-Time Interrupt Rate Selection

RT1:RT0	Number of Cycles to RTI	RTI Period ⁽¹⁾	Number of Cycles to COP Reset	COP Timeout Period ⁽¹⁾
0 0	$2^{14} = 16,384$	8.2 ms	$2^{17} = 131,072$	65.5 ms
0 1	$2^{15} = 32,768$	16.4 ms	$2^{18} = 262,144$	131.1 ms
1 0	$2^{16} = 65,536$	32.8 ms	$2^{19} = 524,288$	262.1 ms
1 1	$2^{17} = 131,072$	65.5 ms	$2^{20} = 1,048,576$	524.3 ms

^{1.} At 2-MHz bus, 4-MHz XTAL, 0.5 μs per cycle

Technical Data

Multifunction Timer Timer Status and Control Register

A 15-stage ripple counter is the core of the timer. The value of the first eight stages is readable at any time from the read-only timer counter register (TCNTR).




Figure 8-3. Timer Counter Register (TCNTR)

Power-on clears the entire counter chain and begins clocking the counter. After 4064 cycles, the power-on reset circuit is released, clearing the counter again and allowing the MCU to come out of reset.

A timer overflow function at the eighth counter stage allows a timer interrupt every 1024 internal clock cycles.

MC68HC05J1A — Rev. 3.0 Technical Data

8.4 COP Watchdog

Four counter stages at the end of the timer make up the mask-optional computer operating properly (COP) watchdog. (See Figure 8-4.)

The COP watchdog is a software error detection system that automatically times out and resets the MCU if not cleared periodically by a program sequence. Writing a logic 0 to bit 0 of the COP register clears the COP watchdog and prevents a COP reset.



Figure 8-4. COP Register (COPR)

COPC — COP Clear Bit

This write-only bit resets the COP watchdog. Reading address \$07F0 returns the ROM data at that address.

NOTE: The STOP instruction turns off the COP watchdog. In applications that depend on the COP watchdog, the STOP instruction can be disabled by a mask option.

Technical Data

Technical Data — MC68HC05J1A

Section 9. Instruction Set

9.1 Contents

9.2	Introduction
9.3	Addressing Modes
9.3.1	Inherent
9.3.2	Immediate79
9.3.3	Direct
9.3.4	Extended
9.3.5	Indexed, No Offset
9.3.6	Indexed, 8-Bit Offset
9.3.7	Indexed, 16-Bit Offset80
9.3.8	Relative81
9.4	Instruction Types
9.4.1	Register/Memory Instructions82
9.4.2	Read-Modify-Write Instructions
9.4.3	Jump/Branch Instructions84
9.4.4	
3.4.4	Bit Manipulation Instructions
9.4.5	Bit Manipulation Instructions
_	·

MC68HC05J1A — Rev. 3.0 Technical Data

9.2 Introduction

The microcontroller unit (MCU) instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

9.3 Addressing Modes

The central processor unit (CPU) uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction.

The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- · Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

Instruction Set Addressing Modes

9.3.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

9.3.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

9.3.3 Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

9.3.4 Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

9.3.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

9.3.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

9.3.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

Instruction Set Instruction Types

9.3.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of –128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

9.4 Instruction Types

The MCU instructions fall into five categories:

- Register/memory instructions
- Read-modify-write instructions
- Jump/branch instructions
- Bit manipulation instructions
- Control instructions

9.4.1 Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

Table 9-1. Register/Memory Instructions

Instruction	Mnemonic
Add memory byte and carry bit to accumulator	ADC
Add memory byte to accumulator	ADD
AND memory byte with accumulator	AND
Bit test accumulator	BIT
Compare accumulator	СМР
Compare index register with memory byte	CPX
Exclusive OR accumulator with memory byte	EOR
Load accumulator with memory byte	LDA
Load Index register with memory byte	LDX
Multiply	MUL
OR accumulator with memory byte	ORA
Subtract memory byte and carry bit from accumulator	SBC
Store accumulator in memory	STA
Store index register in memory	STX
Subtract memory byte from accumulator	SUB

Instruction Set Instruction Types

9.4.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE: Do not use read-modify-write operations on write-only registers.

Table 9-2. Read-Modify-Write Instructions

Instruction	Mnemonic
Arithmetic shift left (same as LSL)	ASL
Arithmetic shift right	ASR
Bit clear	BCLR ⁽¹⁾
Bit set	BSET ⁽¹⁾
Clear register	CLR
Complement (one's complement)	COM
Decrement	DEC
Increment	INC
Logical shift left (same as ASL)	LSL
Logical shift right	LSR
Negate (two's complement)	NEG
Rotate left through carry bit	ROL
Rotate right through carry bit	ROR
Test for negative or zero	TST ⁽²⁾

Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.

MC68HC05J1A — Rev. 3.0

^{2.} TST is an exception to the read-modify-write sequence because it does not write a replacement value.

9.4.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from –128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

Instruction Set Instruction Types

Table 9-3. Jump and Branch Instructions

Instruction	Mnemonic
Branch if carry bit clear	BCC
Branch if carry bit set	BCS
Branch if equal	BEQ
Branch if half-carry bit clear	внсс
Branch if half-carry bit set	BHCS
Branch if higher	ВНІ
Branch if higher or same	BHS
Branch if IRQ pin high	BIH
Branch if IRQ pin low	BIL
Branch if lower	BLO
Branch if lower or same	BLS
Branch if interrupt mask clear	ВМС
Branch if minus	ВМІ
Branch if interrupt mask set	BMS
Branch if not equal	BNE
Branch if plus	BPL
Branch always	BRA
Branch if bit clear	BRCLR
Branch never	BRN
Branch if bit set	BRSET
Branch to subroutine	BSR
Unconditional jump	JMP
Jump to subroutine	JSR

MC68HC05J1A — Rev. 3.0 Technical Data

9.4.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Table 9-4. Bit Manipulation Instructions

Instruction	Mnemonic
Bit clear	BCLR
Branch if bit clear	BRCLR
Branch if bit set	BRSET
Bit set	BSET

Instruction Set Instruction Types

9.4.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Table 9-5. Control Instructions

Instruction	Mnemonic
Clear carry bit	CLC
Clear interrupt mask	CLI
No operation	NOP
Reset stack pointer	RSP
Return from interrupt	RTI
Return from subroutine	RTS
Set carry bit	SEC
Set interrupt mask	SEI
Stop oscillator and enable IRQ pin	STOP
Software interrupt	SWI
Transfer accumulator to index register	TAX
Transfer index register to accumulator	TXA
Stop CPU clock and enable interrupts	WAIT

9.5 Instruction Set Summary

Table 9-6. Instruction Set Summary (Sheet 1 of 6)

Source	Operation	Description		E on	ffe C		2	Address Mode	Opcode	Operand	Cycles
Form) position						С	Add	obc	Ope	Š
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \leftarrow (A) + (M) + (C)$	‡	_	ţ	‡	‡	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9	ii dd hh II ee ff ff	2 3 4 5 4 3
ADD #opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	A ← (A) + (M)	‡	_	1	‡	‡	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	ii dd hh II ee ff ff	2 3 4 5 4 3
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \wedge (M)$		_	ţ	‡	_	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh II ee ff ff	2 3 4 5 4 3
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)	C - 0 b7 b0	_	_	Į.	1	‡	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right	b7 b0	_	_	1	‡	‡	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel ? C = 0$		_	_	_	_	REL	24	rr	3
BCLR n opr	Clear Bit n	Mn ← 0						DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	13 15 17 19 1B 1D	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	PC ← (PC) + 2 + rel ? C = 1		_	_		_	REL	25	rr	3
BEQ rel	Branch if Equal	PC ← (PC) + 2 + rel? Z = 1	_	_		_		REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? H = 0$	_	_	_	_		REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	PC ← (PC) + 2 + rel ? H = 1	_			_		REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 0$	_			_		REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + rel ? C = 0$		-	_	-	-	REL	24	rr	3

Instruction Set Instruction Set Summary

Table 9-6. Instruction Set Summary (Sheet 2 of 6)

Source Form	Operation	Description			ffect n CCR			Address Mode	Opcode	Operand	Cvcles
	- F 2. W	_ 555	Н	I	N	Z	С	Add	Opc	Ope	Š
BIH rel	Branch if IRQ Pin High	PC ← (PC) + 2 + rel ? IRQ = 1	-	<u> </u>	_	_	<u> </u>	REL	2F	rr	3
BIL rel	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel ? IRQ = 0$	_	_	_	-	<u> </u>	REL	2E	rr	3
BIT #opr BIT opr BIT opr,X BIT opr,X BIT,X	Bit Test Accumulator with Memory Byte	(A) ∧ (M)		_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5		
BLO rel	Branch if Lower (Same as BCS)	PC ← (PC) + 2 + rel ? C = 1	_	_	_	_	_	REL	25	rr	3
BLS rel	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 1$	_	_	_	_	_	REL	23	rr	3
BMC rel	Branch if Interrupt Mask Clear	$PC \leftarrow (PC) + 2 + rel? I = 0$	_	_	_	_	_	REL	2C	rr	3
BMI rel	Branch if Minus	PC ← (PC) + 2 + rel ? N = 1	_	_	_	_	_	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	PC ← (PC) + 2 + rel? I = 1	-	_	_	-	-	REL	2D	rr	3
BNE rel	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel? Z = 0$	_	_	_	_	_	REL	26	rr	3
BPL rel	Branch if Plus	$PC \leftarrow (PC) + 2 + rel? N = 0$	_	_	_	_	_	REL	2A	rr	3
BRA rel	Branch Always	PC ← (PC) + 2 + rel? 1 = 1	_	_	_	_	_	REL	20	rr	3
BRCLR n opr rel	Branch if Bit n Clear	PC ← (PC) + 2 + rel? Mn = 0		_			‡	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	03 05 07 09 0B 0D	dd rr dd rr	5 5 5 5 5 5
BRN rel	Branch Never	PC ← (PC) + 2 + rel? 1 = 0	_	_	_	_	<u> </u>	REL	21	rr	3
BRSET n opr rel	Branch if Bit n Set	PC ← (PC) + 2 + rel ? Mn = 1					‡	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	02 04 06 08 0A 0C 0E	dd rr	5 5 5 5 5 5
BSET n opr	Set Bit n	Mn ← 1	_	_			_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	12 14 16 18 1A 1C	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5
BSR rel	Branch to Subroutine	$PC \leftarrow (PC) + 2; push (PCL)$ $SP \leftarrow (SP) - 1; push (PCH)$ $SP \leftarrow (SP) - 1$ $PC \leftarrow (PC) + rel$		_	_		_	REL	AD	rr	6
CLC	Clear Carry Bit	C ← 0	_	_	_	_	0	INH	98		2
CLI	Clear Interrupt Mask	I ← 0	-	0	_	-	<u> </u>	INH	9A		2

MC68HC05J1A — Rev. 3.0

Technical Data

Table 9-6. Instruction Set Summary (Sheet 3 of 6)

Source	Operation	Description		E [.]	ffe C	ct CF	2	Address Mode	Opcode	Operand	Cycles
Form	operano	2000.14.10.1	Н	I	N	Z	С	Add	odo	Ope	Š
CLR opr CLRA CLRX CLR opr,X CLR ,X	Clear Byte	M ← \$00 A ← \$00 X ← \$00 M ← \$00 M ← \$00	_	_	0	1	_	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 6 5
CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)	_	_	1	1	‡	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1	ii dd hh II ee ff ff	
COM opr COMA COMX COM opr,X COM ,X	Complement Byte (One's Complement)	$\begin{array}{c} M \leftarrow (\overline{M}) = \$FF - (M) \\ A \leftarrow (\overline{A}) = \$FF - (A) \\ X \leftarrow (\overline{X}) = \$FF - (X) \\ M \leftarrow (\overline{M}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \end{array}$	_	_	1	‡	1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 6 5
CPX #opr CPX opr CPX opr CPX opr,X CPX opr,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)	_	_	1	1	‡	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3	ii dd hh II ee ff ff	
DEC opr DECA DECX DEC opr,X DEC ,X	Decrement Byte	$\begin{aligned} \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \\ \mathbf{A} &\leftarrow (\mathbf{A}) - 1 \\ \mathbf{X} &\leftarrow (\mathbf{X}) - 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \end{aligned}$		_	1	‡	_	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 6 5
EOR #opr EOR opr EOR opr,X EOR opr,X EOR,X	EXCLUSIVE OR Accumulator with Memory Byte	$A \leftarrow (A) \oplus (M)$		_	1	‡		IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh II ee ff ff	2 3 4 5 4 3
INC opr INCA INCX INC opr,X INC ,X	Increment Byte	$\begin{aligned} \mathbf{M} &\leftarrow (\mathbf{M}) + 1 \\ \mathbf{A} &\leftarrow (\mathbf{A}) + 1 \\ \mathbf{X} &\leftarrow (\mathbf{X}) + 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) + 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) + 1 \end{aligned}$	_	_	1	‡	_	DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 6 5
JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X	Unconditional Jump	PC ← Jump Address	_	_	_		_	DIR EXT IX2 IX1 IX	BC CC DC EC FC	hh II ee ff ff	

Instruction Set Instruction Set Summary

Table 9-6. Instruction Set Summary (Sheet 4 of 6)

Source	Operation	Description		E on	ffe C		}	Address Mode	Opcode	Operand	Cycles
Form	operane	2000	Н	I	N	Z	С	Add	obo	Ope	သိ
JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X	Jump to Subroutine	$\begin{aligned} & PC \leftarrow (PC) + n \; (n = 1, 2, or \; 3) \\ & Push \; (PCL); \; SP \leftarrow (SP) - 1 \\ & Push \; (PCH); \; SP \leftarrow (SP) - 1 \\ & PC \leftarrow Effective \; Address \end{aligned}$	_		_	_	_	DIR EXT IX2 IX1 IX	BD CD DD ED FD		5 6 7 6 5
LDA #opr LDA opr LDA opr,X LDA opr,X LDA ,X	Load Accumulator with Memory Byte	A ← (M)	_	_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh II ee ff ff	2 3 4 5 4 3
LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	X ← (M)	_	_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh II ee ff ff	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)	C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			‡	‡	‡	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 6 5
LSR opr LSRA LSRX LSR opr,X LSR ,X	Logical Shift Right	0 - C b0 b0		_	0	‡	‡	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 6 5
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	0	-	_	_	0	INH	42		1
NEG opr NEGA NEGX NEG opr,X NEG ,X	Negate Byte (Two's Complement)	$\begin{array}{c} M \leftarrow -(M) = \$00 - (M) \\ A \leftarrow -(A) = \$00 - (A) \\ X \leftarrow -(X) = \$00 - (X) \\ M \leftarrow -(M) = \$00 - (M) \\ M \leftarrow -(M) = \$00 - (M) \end{array}$			‡	‡	‡	DIR INH INH IX1 IX	30 40 50 60 70	dd ff	5 3 6 5
NOP	No Operation		_	_	_	_	_	INH	9D		2
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X	Logical OR Accumulator with Memory	$A \leftarrow (A) \vee (M)$	_	_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh II ee ff ff	2 3 4 5 4 3
ROL opr ROLA ROLX ROL opr,X ROL ,X	Rotate Byte Left through Carry Bit	b7 b0	_	_	‡	‡	‡	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 6 5

MC68HC05J1A — Rev. 3.0

Technical Data

Table 9-6. Instruction Set Summary (Sheet 5 of 6)

					ffe					~	1
Source	Operation	Description			C			ress	ode	ranc	les
Form	Operation	Description	Н	I	N	Z	С	Address Mode	Opcode	Operand	Cycles
ROR opr RORA RORX ROR opr,X ROR ,X	Rotate Byte Right through Carry Bit	b7 b0	_		‡	‡	ţ	DIR INH INH IX1 IX	36 46 56 66 76	dd	5 3 3 6 5
RSP	Reset Stack Pointer	SP ← \$00FF	_	_	_	_	- -	INH	9C		2
RTI	Return from Interrupt	$\begin{array}{c} SP \leftarrow (SP) + 1; Pull (CCR) \\ SP \leftarrow (SP) + 1; Pull (A) \\ SP \leftarrow (SP) + 1; Pull (X) \\ SP \leftarrow (SP) + 1; Pull (PCH) \\ SP \leftarrow (SP) + 1; Pull (PCL) \end{array}$	1	1	‡	1	1	INH	80		9
RTS	Return from Subroutine	$SP \leftarrow (SP) + 1$; Pull (PCH) $SP \leftarrow (SP) + 1$; Pull (PCL)			_	_	-	INH	81		6
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	$A \leftarrow (A) - (M) - (C)$			‡	1	1	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	hh II ee ff	2 3 4 5 4 3
SEC	Set Carry Bit	C ← 1	_	_	_	-	- 1	INH	99		2
SEI	Set Interrupt Mask	I ← 1	_	1	_	-	-	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA ,X	Store Accumulator in Memory	M ← (A)	_		‡	1	_	DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh II ee ff ff	4 5 6 5 4
STOP	Stop Oscillator and Enable IRQ Pin		_	0	_	-	-	INH	8E		2
STX opr STX opr STX opr,X STX opr,X STX ,X	Store Index Register In Memory	M ← (X)			‡	1	_	DIR EXT IX2 IX1 IX	BF CF DF EF FF	hh II	4 5 6 5 4
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X	Subtract Memory Byte from Accumulator	$A \leftarrow (A) - (M)$			‡	‡	1	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0	dd hh II ee ff	2 3 4 5 4 3
SWI	Software Interrupt	$\begin{array}{c} PC \leftarrow (PC) + 1; Push (PCL) \\ SP \leftarrow (SP) - 1; Push (PCH) \\ SP \leftarrow (SP) - 1; Push (X) \\ SP \leftarrow (SP) - 1; Push (A) \\ SP \leftarrow (SP) - 1; Push (CCR) \\ SP \leftarrow (SP) - 1; I \leftarrow 1 \\ PCH \leftarrow Interrupt Vector High Byte \\ PCL \leftarrow Interrupt Vector Low Byte \\ \end{array}$		1	_			INH	83		1 0
TAX	Transfer Accumulator to Index Register	X ← (A)	-	-	1-	-	-	INH	97		2

Instruction Set Opcode Map

Table 9-6. Instruction Set Summary (Sheet 6 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			Н	ı	N	Z	С	Ado	o	obe	င်
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	(M) - \$00	_	_	‡	‡	_	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4
TXA	Transfer Index Register to Accumulator	A ← (X)	—		_		-	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		_	0		_	_	INH	8F		2

C Carry/borrow flag CCR Condition code register dd Direct address of operand dd rr Direct address of operand and relative offset of branch instruction DIR Direct addressing mode eff High and low bytes of offset in indexed, 16-bit offset addressing EXT Extended addressing mode ff Offset byte in indexed, 8-bit offset addressing H Half-carry flag hh II High and low bytes of operand address in extended addressing I Interrupt mask ii Immediate operand byte PCH Program counter PCH Relative program counter offset byte Relative addressing mode rel Relative program counter offset byte Relative addressing mode rel Relative addressing mode REL Relative addressing mode Relative program counter offset byte Relative program counter offset byte Relative addressing mode rel Relative program counter offset byte Relative addressing mode rel Relative
dd Direct address of operand dd rr Direct address of operand and relative offset of branch instruction DIR Direct addressing mode rel Relative program counter offset byte ee ff High and low bytes of offset in indexed, 16-bit offset addressing rr Relative program counter offset byte EXT Extended addressing mode SP Stack pointer ff Offset byte in indexed, 8-bit offset addressing X Index register H Half-carry flag Z Zero flag Immediate value Interrupt mask \(\triangle \) Logical AND
dd rr Direct address of operand and relative offset of branch instruction DIR Direct addressing mode ee ff High and low bytes of offset in indexed, 16-bit offset addressing EXT Extended addressing mode ff Offset byte in indexed, 8-bit offset addressing H Half-carry flag hh II High and low bytes of operand address in extended addressing I Interrupt mask Relative addressing mode Relative program counter offset byte Relative program counter offset byte SP Stack pointer X Index register Z Zero flag Immediate value Logical AND
DIR Direct addressing mode ee ff High and low bytes of offset in indexed, 16-bit offset addressing EXT Extended addressing mode ff Offset byte in indexed, 8-bit offset addressing H Half-carry flag hh II High and low bytes of operand address in extended addressing I Interrupt mask Relative program counter offset byte Relative p
ee ff High and low bytes of offset in indexed, 16-bit offset addressing rr Relative program counter offset byte EXT Extended addressing mode SP Stack pointer ff Offset byte in indexed, 8-bit offset addressing X Index register Half-carry flag Z Zero flag hh II High and low bytes of operand address in extended addressing # Immediate value Interrupt mask \(\triangle \) Logical AND
EXT Extended addressing mode ff Offset byte in indexed, 8-bit offset addressing H Half-carry flag hh II High and low bytes of operand address in extended addressing I Interrupt mask SP Stack pointer X Index register Z Zero flag Immediate value Logical AND
ff Offset byte in indexed, 8-bit offset addressing X Index register H Half-carry flag Z Zero flag hh II High and low bytes of operand address in extended addressing # Immediate value I Interrupt mask
H Half-carry flag hh II High and low bytes of operand address in extended addressing I Interrupt mask Z Zero flag Immediate value Logical AND
hh II High and low bytes of operand address in extended addressing # Immediate value I Interrupt mask
I Interrupt mask A Logical AND
·
ii Immediate operand byte
" Logical of the Logi
IMM Immediate addressing mode ⊕ Logical EXCLUSIVE OR
INH Inherent addressing mode () Contents of
IX Indexed, no offset addressing mode –() Negation (two's complement)
IX1 Indexed, 8-bit offset addressing mode ← Loaded with
IX2 Indexed, 16-bit offset addressing mode ? If
M Memory location : Concatenated with
N Negative flag \$\daggar\$ Set or cleared
n Any bit — Not affected

9.6 Opcode Map

See Table 9-7.

Instruction Set

\sim
ă
Ë
_
Φ
ರ
0
ပ္
므
O
Ŀ.
Ġ
a
≝
횬
<u>.a</u>
_

			MSB LSB	0	-	2	3	4	5	9	7	œ	6	4	В	ပ	۵	Ш	ш	
		IX	ъ	SUB IX	CMP 3	SBC 1X	CPX 3	3 AND IX	BIT 3	LDA IX	STA IX	EOR X	ADC X	ORA IX	3 ADD IX	JMP 2	JSR IX	LDX 3	STX 1	<u>ra</u>
		IX1	ш	SUB 1X1	CMP 2 IX1	SBC 1X1	CPX CPX IX1	AND IX1	BIT 4 2 IX1	LDA IX1	STA IX1	EOR 4	ADC 4	0.1	0.1	3 JMP 2 IX1	6 JSR 2 IX1	LDX 2 IX1	STX 5	Hexadecim
	Memory	IX2	٥	SUB 5	5 CMP IX2	SBC IX2	CPX 5	AND 5	BIT 1X2	LDA 5	STA IX2	EOR 5	ADC 5	5 ORA IX2	ADD 5	JMP IX2	JSR IX2	SXI LDX IX2	STX 6	MSB of Opcode in Hexadecimal Number of Cycles Opcode Mnemonic Number of Bytes/Addressing Mode
	Register/Memory	EXT	ပ	SUB 4	CMP 4	SBC 4						-	_			JMP 3				
		DIR	Ф	SUB 3		SBC 3				LDA DIR 3										
		IMM	4		CMP 2				BIT 2	LDA 2 IMM 2	2	EOR 2				8	BSR 8EL 2	LDX 2	8	WSB TESB
Мар	rol	INH	6	2	2	2	2	2	2	2	TAX INH	CLC 2	SEC 2	CLI 2 INH 2	SEI 2 INH 2	RSP 2	NOP 2 INH 2		TXA 2	
9-7. Opcode Map	Control	INH	8	RTI 9	RTS 6		10 SWI INH				1	7	1	1	1	7	1	STOP 2	WAIT 2	LSB of Opcode in Hexadecimal
9-7. O _l		×	7	NEG 5	1		COM 1X 1	LSR IX		ROR IX	ASR IX	ASL/LSL IX	ROL IX	DEC 5		NC NC X	4 TST X	-	CLR 1X1	B of Opco
Table	rite	IX1	9	NEG IX1 1			COM 1X1	LSR IX1 1		ROR IX1	ASR IX1		ROL IX1	DEC IX1 1		INC 6	TST IX1 1		CLR IX1	
	Read-Modify-Write	INH	2	NEGX INH 2			COMX INH 2	3 LSRX INH 2		RORX INH 2	3 ASRX INH 2	ASLX/LSLX 1 INH 2	ROLX INH 2	DECX INH 2		NCX 3	TSTX INH 2		CLRX 3	set fset
	Read-	INH	4	3 NEGA INH 1		MUL INH	COMA INH 1	3 LSRA INH 1		RORA INH 1	3 ASRA INH	ASLA/LSLA A	ROLA INH 1	DECA INH 1		INCA 3	TSTA INH		3 CLRA INH 1	e No Offset I, 8-Bit Offs I, 16-Bit Of
		DIR	3	NEG 5		-	COM 5	4.		ROR DIR	ASR DIR 1	ASL/LSL A	ROL 5	DEC 5		INC 5	TST DIR 1		CLR 5	REL = Relative IX = Indexed, No Offset IX1 = Indexed, 8-Bit Offset IX2 = Indexed, 16-Bit Offset
	Branch	REL	2	BRA BRA REL ₂		BHI BHI	BLS BEL 2		BCS/BLO REL	BNE 3	BEQ 3	3HCC REL	BHCS BHC2	BPL BPL	BMI PREL	BMC 3	BMS REL 2	BIL REL	BIH 3	X
		DIR	-	BSET0 2 DIR 2	BCLR0 BCLR0 PIR 2	BSET1 2 DIR 2	BCLR1	BSET2	BCLR2 BCS/BLO DIR 2 REL	BSET3	BCLR3	BSET4 F	BCLR4	BSET5	BCLR5	BSET6	BCLR6	BSET7	BCLR7	rent rediate ct snded
	Bit Manipulation	DIR	0	BRSET0 3 DIR 2	BRCLR0 3 DIR 2	BRSET1 3 DIR 2	BRCLR1 3 DIR 2	BRSET2 3 DIR 2	BRCLR2 3 DIR 2	BRSET3 3 DIR 2	BRCLR3 3 DIR 2	5 BRSET4 3 DIR 2	BRCLR4 3 DIR 2	BRSET5 3 DIR 2	BRCLR5 3 DIR 2	BRSET6	BRCLR6 3 DIR 2			INH = Inherent IMM = Inmediate DIR = Direct EXT = Extended
		•	MSB	0	-	2	ဗ	4	5	9	7	∞	6	4	a	ပ	۵	ш	L.	
Techni	Technical Data MC68HC05J1A — Rev. 3.0																			

Technical Data — MC68HC05J1A

Section 10. Electrical Specifications

10.1 Contents

10.2	Introduction95
10.3	Maximum Ratings96
10.4	Operating Temperature Range97
10.5	Thermal Characteristics
10.6	Power Considerations
10.7	5.0-Volt DC Electrical Characteristics
10.8	3.3-Volt DC Electrical Characteristics100
10.9	5.0-Volt Control Timing
10.10	3.3-Volt Control Timing106

10.2 Introduction

This section contains electrical and timing specifications.

MC68HC05J1A — Rev. 3.0

Electrical Specifications

10.3 Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table here. Keep V_{ln} and V_{Out} within the range $V_{SS} \leq (V_{ln} \text{ or } V_{Out}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either V_{SS} or V_{DD} .

Rating ⁽¹⁾	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to +7.0	V
Input voltage	V _{In}	V_{SS} –0.3 to V_{DD} +0.3	V
Current drain per pin excluding V _{DD} and V _{SS}	I	25	mA
Storage temperature range	T _{STG}	-65 to +150	°C

^{1.} Voltages referenced to V_{SS}

NOTE:

This device is not guaranteed to operate properly at the maximum ratings. Refer to 10.7 5.0-Volt DC Electrical Characteristics and 10.8 3.3-Volt DC Electrical Characteristics for guaranteed operating conditions.

Technical Data

Electrical Specifications
Operating Temperature Range

10.4 Operating Temperature Range

Rating	Symbol	Value	Unit
Operating temperature range MC68HC05J1AP ⁽¹⁾ , DW ⁽²⁾ MC68HC05J1AC ⁽³⁾ P, CDW MC68HC05J1AV ⁽⁴⁾ P MC68HC05J1AVDW	T _A	0 to +70 -40 to +85 -40 to +105 -40 to +105	°C

- 1. P = Plastic dual in-line package (PDIP)
- 2. DW = Small outline integrated circuit (SOIC)
- 3. C = Extended temperature range (-40° C to $+85^{\circ}$ C)
- 4. V = Automotive temperature range (-40° C to $+105^{\circ}$ C)

10.5 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Maximum junction temperature	T_J	150	°C
Thermal resistance MC68HC05J1AP ⁽¹⁾ MC68HC05J1ADW ⁽²⁾	θ_{JA}	68 85	°C/W

- 1. P = Plastic dual in-line package (PDIP)
- 2. DW = Small outline integrated circuit (SOIC)

MC68HC05J1A — Rev. 3.0

Electrical Specifications

10.6 Power Considerations

The average chip junction temperature, T_J, in °C can be obtained from:

$$T_{.I} = T_A + (P_D \times \theta_{.IA}) \tag{1}$$

Where:

T_A = ambient temperature in °C

 θ_{JA} = package thermal resistance, junction to ambient in °C/W

 $P_D = P_{INT} + P_{I/O}$

 $P_{INT} = I_{CC} \times V_{CC}$ = chip internal power dissipation

 $P_{I/O}$ = power dissipation on input and output pins (user-determined)

For most applications, $P_{I/O} < P_{INT}$ and can be neglected.

Ignoring $P_{I/O}$, the relationship between P_D and T_J is approximately:

$$P_{D} = \frac{K}{T_{J} + 273^{\circ}C}$$
 (2)

Solving equations (1) and (2) for K gives:

$$= P_D x (T_A + 273^{\circ}C) + \theta_{JA} x (P_D)^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D can be obtained by solving equations (1) and (2) iteratively for any value of P_D .

Electrical Specifications 5.0-Volt DC Electrical Characteristics

10.7 5.0-Volt DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Output voltage $I_{Load} = 10.0 \mu\text{A}$ $I_{Load} = -10.0 \mu\text{A}$	V _{OL} V _{OH}	 V _{DD} – 0.1	_	0.1 —	V
Output high voltage PA7-PA0, PB5-PB0 (I _{Load} = -0.8 mA)	V _{OH}	V _{DD} – 0.8	_	_	V
Output low voltage PA3-PA0, PB5-PB0 (I _{Load} = 1.6 mA) PA7-PA4 (I _{Load} = 8.0 mA)	V _{OL}		_	0.4 0.4	V
Input high voltage PA7–PA0, PB5–PB0, IRQ, RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input low voltage PA7–PA0, PB5–PB0, IRQ, RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Supply current Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C -40°C to +85°C	I _{DD}		3.0 1.6 0.2 2.0	4.0 2.5 10 20	mA mA μA μA
I/O ports hi-z leakage current PA7–PA0, PB5–PB0 (pulldown device off)	I _{IL}	_		±10	μΑ
Input pulldown current PA7–PA0, PB5–PB0 (pulldown device on)	I _{IL}	50	100	200	μΑ
Input current_ RESET, IRQ, OSC1	I _{In}	_	_	±1	μΑ
Capacitance PA7-PA0, PB5-PB0 (input or output) RESET, IRQ, OSC1, OSC2	C _{Out} C _{In}		_	12 8	pF
Oscillator internal resistor (Crystal/ceramic resonator mask option)	R _{osc}	1.0	2.0	3.0	МΩ

^{1.} V_{DD} = 5.0 Vdc ± 10%; V_{SS} = 0 Vdc; T_A = -40°C to +85°C; values reflect average measurements at midpoint of voltage range at 25°C

4. Stop I_{DD} measured with OSC1 = V_{SS} . All ports configured as inputs. V_{IL} = 0.2 V. V_{IH} = V_{DD} – 0.2 V.

MC68HC05J1A — Rev. 3.0

Technical Data

^{2.} Run (operating) I_{DD} measured using external square wave clock source ($f_{OSC} = 4.2$ MHz) with all inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20$ pF on OSC2.

^{3.} Wait I_{DD} measured using external square wave clock source (f_{OSC} = 4.2 MHz) with all inputs 0.2 V from rail and only the timer active. No dc loads. Less than 50 pF on all outputs. C_L = 20 pF on OSC2. All ports configured as inputs. V_{IL} = 0.2 V. V_{IH} = V_{DD} – 0.2 V. OSC2 capacitance linearly affects wait I_{DD} .

Electrical Specifications

10.8 3.3-Volt DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Output voltage I _{Load} ≤ 10.0 μA I _{Load} ≤ −10.0 μA	V _{OL} V _{OH}	 V _{DD} – 0.1	_	0.1 —	V
Output high voltage PA7-PA0, PB5-PB0 (I _{Load} = -0.2 mA)	V _{OH}	V _{DD} – 0.3	_	_	V
Output low voltage PA3-PA0 (I _{Load} = -0.4 mA) PA7-PA4 (I _{Load} = 5.0 mA)	V _{OL}		_	0.3 0.3	V
Input high voltage PA7–PA0, PB5–PB0, IRQ, RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input low voltage PA7–PA0, PB5–PB0, IRQ, RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Supply current Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C -40°C to +85°C	I _{DD}		1.0 0.5 0.1 1	2.0 1.0 5 10	mA mA μA μA
I/O ports hi-z leakage current PA7-PA0, PB5-PB0 (pulldown device off)	I _{IL}	_	_	±10	μΑ
Input pulldown current PA7–PA0, PB5–PB0 (pulldown device on)	I _{IL}	20	40	100	μΑ
Input current_ RESET, IRQ, OSC1	I _{In}	_	_	±1	μΑ
Capacitance PA7-PA0, PB5-PB0 (input or output) RESET, IRQ, OSC1, OSC2	C _{Out}		_	12 8	pF
Oscillator internal resistor (Crystal/ceramic resonator mask option)	R _{osc}	1.0	2.0	3.0	МΩ

^{1.} V_{DD} = 3.3 Vdc ± 10%; V_{SS} = 0 Vdc; T_A = -40°C to +85°C; values reflect average measurements at midpoint of voltage range at 25°C

Technical Data

MC68HC05J1A — Rev. 3.0

^{2.} Run (operating) I_{DD} measured using external square wave clock source ($f_{OSC} = 2.0$ MHz) with all inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20$ pF on OSC2.

^{3.} Wait I_{DD} measured using external square wave clock source (f_{OSC} = 2.0 MHz) with all inputs 0.2 V from rail and only the timer active. No dc loads. Less than 50 pF on all outputs. C_L = 20 pF on OSC2. All ports configured as inputs. V_{IL} = 0.2 V. V_{IH} = V_{DD} – 0.2 V. OSC2 capacitance linearly affects wait I_{DD} .

^{4.} Stop I_{DD} measured with OSC1 = V_{SS} . All ports configured as inputs. V_{IL} = 0.2 V. V_{IH} = V_{DD} – 0.2 V.

Electrical Specifications 3.3-Volt DC Electrical Characteristics




Figure 10-1. Typical V_{OH}/I_{OH} ($V_{DD} = 5.0 \text{ V}$)




Figure 10-2. Typical V_{OH}/I_{OH} ($V_{DD} = 3.3 \text{ V}$)

MC68HC05J1A — Rev. 3.0 Technical Data

Electrical Specifications




Figure 10-3. Typical V_{OL}/I_{OL} ($V_{DD} = 5.0 \text{ V}$)




Figure 10-4. Typical V_{OL}/I_{OL} ($V_{DD} = 3.3 \text{ V}$)




Figure 10-5. Typical Operating I_{DD} (25°C)




Figure 10-6. Typical Wait Mode I_{DD} (25°C)

MC68HC05J1A — Rev. 3.0 Technical Data

Electrical Specifications




Figure 10-7. Typical Internal Operating Frequency for Various V_{DD} at 25°C — RC Option Only

10.9 5.0-Volt Control Timing

Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
Oscillator frequency Crystal/ceramic resonator mask option ⁽²⁾ RC oscillator mask option External clock mask option	f _{OSC}	 dc 	4.2 4.2 4.2	MHz
Internal operating frequency (f _{OSC} ÷ 2) Crystal oscillator Ceramic resonator RC oscillator External clock	f _{op}	 dc 	2.1 2.1 2.1 2.1	MHz
Cycle time (1 ÷ f _{op})	t _{cyc}	476	_	ns
RESET pulse width low (edge-triggered)	t _{RL}	1.5	_	t _{cyc}
Timer resolution ⁽³⁾	t _{RESL}	4.0	_	t _{cyc}
IRQ interrupt pulse width low (edge-triggered)	t _{ILIH}	125	_	ns
IRQ interrupt pulse period	t _{ILIL}	(4)	_	t _{cyc}
PA3-PA0 interrupt pulse width high (edge-triggered)	t _{IHIL}	125	_	ns
PA3-PA0 interrupt pulse period	t _{IHIH}	(4)	_	t _{cyc}
OSC1 pulse width	t _{OH} , t _{OL}	200	_	ns

^{1.} V_{DD} = 5.0 Vdc ± 10%; V_{SS} = 0 Vdc; T_A = T_L to T_H 2. Use only AT-cut crystals.

^{3.} The 2-bit timer prescaler is the limiting factor in determining timer resolution.

^{4.} The minimum period, t_{ILIL} or t_{IHIH}, should not be less than the number of cycles required to execute the interrupt service routine plus 19 t_{cvc}.

Electrical Specifications

10.10 3.3-Volt Control Timing

Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
Oscillator frequency Crystal/ceramic resonator mask option ⁽²⁾ RC oscillator mask option External clock mask option	fosc	 dc 	2.0 2.0 2.0	MHz
Internal operating frequency (f _{OSC} ÷ 2) Crystal oscillator Ceramic resonator RC oscillator External clock	f _{op}	 dc 	1.0 1.0 1.0 1.0	MHz
Cycle time (1 ÷ f _{op})	t _{cyc}	1000	_	ns
RESET pulse width low (edge-triggered)	t _{RL}	1.5	_	t _{cyc}
Timer resolution ⁽³⁾	t _{RESL}	4.0	_	t _{cyc}
IRQ interrupt pulse width low (edge-triggered)	t _{ILIH}	250	_	ns
IRQ interrupt pulse period	t _{ILIL}	(4)	_	t _{cyc}
PA3-PA0 interrupt pulse width high (edge-triggered)	t _{IHIL}	250	_	ns
PA3-PA0 interrupt pulse period	t _{IHIH}	(4)	_	t _{cyc}
OSC1 pulse width	t _{OH} , t _{OL}	400	_	ns

^{1.} V_{DD} = 3.3 Vdc ± 10%; V_{SS} = 0 Vdc; T_A = T_L to T_H 2. Use only AT-cut crystals.

^{3.} The 2-bit timer prescaler is the limiting factor in determining timer resolution.

^{4.} The minimum period, t_{ILIL} or t_{IHIH}, should not be less than the number of cycles required to execute the interrupt service routine plus 19 t_{cvc}.

Electrical Specifications 3.3-Volt Control Timing





Figure 10-8. External Interrupt Timing




Notes:

- 1. Internal clocking from OSC1 pin
- 2. Edge-triggered external interrupt mask option
- 3. Edge- and level-triggered external interrupt mask option
- 4. Reset vector shown as example

Figure 10-9. Stop Mode Recovery Timing

MC68HC05J1A — Rev. 3.0 Technical Data


Electrical Specifications



Notes:

- 1. Power-on reset threshold is typically between 1 V and 2 V.
- 2. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 10-10. Power-On Reset Timing



Notes:

- 1. Internal clock, internal address bus, and internal data bus are not available externally.
- 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 10-11. External Reset Timing

Section 11. Mechanical Specifications

11.1 Contents

11.2	Introduction109
11.3	20-Pin Plastic Dual In-Line Package (PDIP)110
11.4	20-Pin Small Outline Integrated
	Circuit Package (SOIC)

11.2 Introduction


Package dimensions for the MC68HC05J1A are provided in this section. The packages are:

- 20-pin plastic dual in-line package (PDIP)
- 20-pin small outline integrated circuit package (SOIC)

MC68HC05J1A — Rev. 3.0

Mechanical Specifications

11.3 20-Pin Plastic Dual In-Line Package (PDIP)




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	1.010	1.070	25.66	27.17	
В	0.240	0.260	6.10	6.60	
С	0.150	0.180	3.81	4.57	
D	0.015	0.022	0.39	0.55	
E	0.050	BSC	1.27 BSC		
F	0.050 0.070		1.27	1.77	
G	0.100	BSC	2.54 BSC		
J	0.008 0.015 0.110 0.140 0.300 BSC		0.21	0.38	
K			2.80	3.55	
L			7.62	BSC	
M	0°	15°	0°	15°	
N	0.020 0.040		0.51	1.01	

CASE 738-03

11.4 20-Pin Small Outline Integrated Circuit Package (SOIC)



	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	10.15	10.45	0.400	0.411	
В	7.40	7.60	0.292	0.299	
С	2.35	2.65	0.093	0.104	
D	0.35	0.49	0.014	0.019	
F	0.50	0.90	0.020	0.035	
G	1.27	BSC	0.050 BSC		
J	0.25	0.32	0.010	0.012	
K	0.10	0.25	0.004	0.009	
М	0°	7°	0°	7°	
Р	10.05	10.55	0.395	0.415	
R	0.25	0.75	0.010	0.029	

CASE 751

Section 12. Ordering Information

12.1 Contents

12.2	Introduction111
12.3	MC Order Numbers111
12.4	MCU Ordering Forms
12.5	Application Program Media
12.6	Diskettes
12.7	EPROMs
12.8	ROM Program Verification
12.9	ROM Verification Units (RVUs)115

12.2 Introduction

This section contains instructions for ordering custom-masked read-only memory (ROM) microcontroller units (MCU).

12.3 MC Order Numbers

Table 12-1. MC Order Numbers

Package Type	Temperature Range	Order Number
	0°C to 70°C	MC68HC05J1AP
20-pin dual in-line package	–40°C to 85°C	MC68HC05J1ACP
	–40°C to 105°C	MC68HC05J1AVP
	0°C to 70°C	MC68HC05J1ADW
20-pin small outline integrated circuit (SOIC)	–40°C to 85°C	MC68HC05J1ACDW
	–40°C to 105°C	MC68HC05J1AVDW

MC68HC05J1A — Rev. 3.0

Technical Data

Ordering Information

12.4 MCU Ordering Forms

To initiate an order for a ROM-based MCU, first obtain the current ordering form for the MCU from a Motorola representative. Submit these items when ordering MCUs:

- A current MCU ordering form that is completely filled out (Contact your Motorola sales office for assistance.)
- A copy of the customer specification if the customer specification deviates from the Motorola specification for the MCU
- Customer's application program on one of the media listed in
 12.5 Application Program Media

The current MCU ordering form is also available through the World Wide Web at http://www.motorola.com/semiconductors/

12.5 Application Program Media

Deliver the application program to Motorola in one of these media:

- Macintosh®¹ 3 1/2-inch diskette (double-sided double-density 800 Kbytes or double-sided high-density 1.4 Mbytes)
- MS-DOS®² or PC-DOS®³ 3 1/2-inch diskette (double-sided double-density 720 Kbytes or double-sided high-density 1.44 Mbytes)
- MS-DOS® or PC-DOS® 5 1/4-inch diskette (double-sided double-density 360 Kbytes or double-sided high-density 1.2 Mbytes)
- Erasable, programmable read-only memory(s) (EPROM) 2716, 2732, 2764, 27128, 27256, or 27512 (depending on the size of the memory map of the MCU)

Use positive logic for data and addresses.

Technical Data

^{1.} Macintosh is a registered trademark of Apple Computer, Inc.

^{2.} MS-DOS is a registered trademark of Microsoft, Inc.

^{3.} PC-DOS is a registered trademark of International Business Machines Corporation.

Ordering Information
Diskettes

12.6 Diskettes

If submitting the application program on a diskette, clearly label the diskette with this information:

- Customer name
- Customer part number
- Project or product name
- Filename of object code
- Date
- Name of operating system that formatted diskette
- Formatted capacity of diskette

On diskettes, the application program must be in Motorola's S-record format (S1 and S9 records), a character-based object file format generated by M6805 cross assemblers and linkers.

NOTE:

Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all non-user ROM locations or leave all non-user ROM locations blank. See the current MCU ordering form for additional requirements.

If the memory map has two user ROM areas with the same addresses, then write the two areas in separate files on the diskette. Label the diskette with both filenames.

In addition to the object code, a file containing the source code can be included. Motorola keeps this code confidential and uses it only to expedite ROM pattern generation in case of any difficulty with the object code. Label the diskette with the filename of the source code.

Ordering Information

12.7 EPROMs

If submitting the application program in an EPROM, clearly label the EPROM with this information:

- Customer name
- Customer part number
- Checksum
- Project or product name
- Date

NOTE:

Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all non-user ROM loctions. See the current MCU ordering form for additional requirements.

Submit the application program in one EPROM large enough to contain the entire memory map. If the memory map has two user ROM areas with the same addresses, then write the two areas on separate EPROMs. Label the EPROMs with the addresses they contain.

Pack EPROMs securely in a conductive IC carrier for shipment. Do not use Styrofoam®¹.

12.8 ROM Program Verification

The primary use for the on-chip ROM is to hold the customer's application program. The customer develops and debugs the application program and then submits the MCU order along with the application program.

Motorola inputs the customer's application program code into a computer program that generates a listing verify file. The listing verify file represents the memory map of the MCU. The listing verify file contains the user ROM code and may also contain non-user ROM code, such as self-check code. Motorola sends the customer a computer printout of the listing verify file along with a listing verify form.

Technical Data

MC68HC05J1A — Rev. 3.0

^{1.} Styrofoam is a registered trademark of The Dow Chemical Company.

Freescale Semiconductor, Inc.

Ordering Information ROM Verification Units (RVUs)

To aid the customer in checking the listing verify file, Motorola will program the listing verify file into customer-supplied blank EPROMs or preformatted Macintosh or DOS disks. All original pattern media are filed for contractual purposes and are not returned.

Check the listing verify file thoroughly, then complete and sign the listing verify form and return the listing verify form to Motorola. The signed listing verify form constitutes the contractual agreement for the creation of the custom mask.

12.9 ROM Verification Units (RVUs)

After receiving the signed listing verify form, Motorola manufactures a custom photographic mask. The mask contains the customer's application program and is used to process silicon wafers. The application program cannot be changed after the manufacture of the mask begins. Motorola then produces ten MCUs, called RVUs, and sends the RVUs to the customer. RVUs are usually packaged in unmarked ceramic and tested to 5 Vdc at room temperature. RVUs are not tested to environmental extremes because their sole purpose is to demonstrate that the customer's user ROM pattern was properly implemented. The ten RVUs are free of charge with the minimum order quantity but are not production parts. RVUs are not guaranteed by Motorola Quality Assurance.

MC68HC05J1A — Rev. 3.0 Technical Data

Ordering Information

Appendix A. MC68HCL05J1A

A.1 Contents

A.2	Introduction	117
A.3	DC Electrical Characteristics	118
A.4	MC Ordering Information	12

A.2 Introduction

This appendix introduces the MC68HCL05J1A, a low-power version of the MC68HC05J1A. All of the information in this document applies to the MC68HCL05J1A with the exceptions given in this appendix.

MC68HC05J1A — Rev. 3.0 Technical Data

A.3 DC Electrical Characteristics

The data in 10.7 5.0-Volt DC Electrical Characteristics and 10.8 3.3-Volt DC Electrical Characteristics applies to the MC68HCL05J1A with the exceptions shown in Table A-1, Table A-2, Table A-3, and Table A-4.

Table A-1. Low-Power Output Voltage ($V_{DD} = 1.8-2.4 \text{ Vdc}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Output high voltage PA7–PA0, PB5–PB0 (I _{Load} = -0.1 mA)	V _{OH}	V _{DD} -0.3			V
Output low voltage PA3-PA0 (I _{Load} = 0.2 mA) PA7-PA4 (I _{Load} = 2.0 mA)	V _{OL}			0.3 0.3	V

Table A-2. Low-Power Output Voltage (V_{DD} = 2.5–3.6 Vdc)

Characteristic	Symbol	Min	Тур	Max	Unit
Output high voltage PA7–PA0, PB5–PB0 (I _{Load} = -0.2 mA)	V _{OH}	V _{DD} -0.3	_	_	V
Output low voltage PA3-PA0 (I _{Load} = 0.4 mA) PA7-PA4 (I _{Load} = 5.0 mA)	V _{OL}		_	0.3 0.3	V

Table A-3. Low-Power Supply Current

Characteristic	Symbol	Min	Тур ⁽¹⁾	Max	Unit
Supply current (V_{DD} = 4.5–5.5 Vdc, f_{op} = 2.1 MHz) $Run^{(2)}$ $Wait^{(3)}$ $Stop^{(4)}$ $25^{\circ}C$ $0^{\circ}C to 70^{\circ}C (standard)$	I _{DD}	_ _ _	3.0 1.6 0.2 2.0	4.0 2.5 10 20	mA mA μA μA
Supply current (V_{DD} = 2.5–3.6 Vdc, f_{op} = 1.0 MHz) $Run^{(2)}$ $Wait^{(3)}$ $Stop^{(4)}$ $25^{\circ}C$ $0^{\circ}C to 70^{\circ}C (standard)$	I _{DD}		1.0 0.5 0.1 1.0	2.0 1.0 5.0 10.0	mA mA μA μA
Supply current (V_{DD} = 2.5–3.6 Vdc, f_{op} = 500 kHz) $Run^{(2)}$ $Wait^{(3)}$ $Stop^{(4)}$ $25^{\circ}C$ $0^{\circ}C to 70^{\circ}C (standard)$	I _{DD}	_ _ _	0.5 250 0.1 1.0	1.0 500 5.0 10.0	mA μA μA μA
Supply current (V_{DD} = 1.8–2.4 Vdc, f_{op} = 500 kHz) Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C 0°C to 70°C (standard)	I _{DD}	_ _ _	300 150 0.1 1.0	700 400 2 5	μΑ μΑ μΑ μΑ

^{1.} Typical values reflect average measurements at midpoint of voltage range at 25°C.

^{2.} Run (operating) I_{DD} measured using external square wave clock source with all inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20$ pF on OSC2.

^{3.} WAIT I_{DD} measured using external square wave clock source with all inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20$ pF on OSC2. All ports configured as inputs. $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V. OSC2 capacitance linearly affects WAIT I_{DD}.

^{4.} Stop I_{DD} measured with OSC1 = V_{DD} . All ports configured as inputs. V_{IL} = 0.2 V, V_{IH} = V_{DD} –0.2 V.

Table A-4. Low-Power Pulldown Current

Characteristic	Symbol	Min	Typ ⁽¹⁾	Max	Unit
Pulldown current (V _{DD} = 4.5–5.5 Vdc, f _{op} = 2.1 MHz) PA7–PA0, PB5–PB0 (pulldown device on)	I _{IL}	50	100	200	μΑ
Pulldown current (V _{DD} = 2.5–3.6 Vdc, f _{op} = 1.0 MHz) PA7–PA0, PB5–PB0 (pulldown device on)	I _{IL}	8	30	100	μΑ
Pulldown current (V _{DD} = 2.5–3.6 Vdc, f _{op} = 500 kHz) PA7–PA0, PB5–PB0 (pulldown device on)	I _{IL}	3	10	50	μΑ
Pulldown current (V _{DD} = 1.8–2.4 Vdc, f _{op} = 500 kHz) PA7–PA0, PB5–PB0 (pulldown device on)	I _{IL}	3	10	50	μΑ

^{1.} Typical values reflect average measurements at midpoint of voltage range at 25°C.




Figure A-1. Maximum Run Mode I_{DD} versus Frequency




Figure A-2. Maximum Wait Mode I_{DD} versus Frequency

A.4 MC Ordering Information

Table A-5 gives order numbers for the available package types.

Table A-5. MC Order Numbers

Package Type	Temperature Range	Order Number
20-pin dual in-line package (DIP)	0°C to 70°C	MC68HCL05J1AP
20-pin small outline integrated circuit (SOIC)	0°C to 70°C	MC68HCL05J1ADW

Appendix B. MC68HSC05J1A

B.1 Contents

B.2	Introduction	123
B.3	DC Electrical Characteristics	124
B.4	Control Timing	125
B.5	MC Ordering Information	126

B.2 Introduction

This appendix introduces the MC68HSC05J1A, a high-speed version of the MC68HC05J1A. All of the information in this document applies to the MC68HSC05J1A with the exceptions given in this appendix.

MC68HC05J1A — Rev. 3.0 Technical Data

B.3 DC Electrical Characteristics

The data in 10.7 5.0-Volt DC Electrical Characteristics and 10.8 3.3-Volt DC Electrical Characteristics applies to the MC68HSC05J1A with the exceptions given in Table B-1.

Table B-1. High-Speed Supply Current

Characteristic	Symbol	Min	Typ ⁽¹⁾	Max	Unit
Supply current (V_{DD} = 4.5–5.5 Vdc, f_{OP} = 4.0 MHz) $Run^{(2)}$ $Wait^{(3)}$ $Stop^{(4)}$ $25^{\circ}C$ $-40^{\circ}C \text{ to +85}^{\circ}C$	I _{DD}	_ _ _ _	4.5 2.5 0.2 2.0	6.0 3.25 10 20	mA mA μA μA
Supply current (V_{DD} = 3.0–3.6 Vdc, f_{OP} = 2.1 MHz Run Wait Stop 25°C -40°C to +85°C	I _{DD}	_ _ _ _	2.0 1.0 0.1 1.0	4.0 2.0 5.0 10	mA mA μΑ μΑ

- 1. Typical values reflect average measurements at midpoint of voltage range at 25°C.
- 2. Run (operating) I_{DD} measured using external square wave clock source with all inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20$ pF on OSC2.
- 3. Wait IDD measured using external square wave clock source with all inputs 0.2 V from rail. No dc loads. Less than 50 pF on all outputs. $C_L = 20 \text{ pF}$ on OSC2. All ports configured as inputs. $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$. OSC2 capacitance linearly affects wait I_{DD} . 4. Stop I_{DD} measured with OSC1 = V_{DD} . All ports configured as inputs. V_{IL} = 0.2 V, V_{IH} = V_{DD} –0.2 V.

B.4 Control Timing

The data in 10.9 5.0-Volt Control Timing and 10.10 3.3-Volt Control Timing applies to the MC68HSC05J1A with the exceptions given in Table B-2 and Table B-3.

Table B-2. High-Speed Control Timing (V_{DD} = 5.0 V \pm 10%)

Characteristic	Symbol	Min	Max	Unit
Oscillator frequency Crystal oscillator ⁽¹⁾ Ceramic resonator External clock	f _{osc}	_ _ _	8.0 8.0 8.0	MHz
Internal operating frequency (f _{OSC} ÷ 2) Crystal oscillator ⁽¹⁾ Ceramic resonator External clock	f _{op}	_ _ _	4.0 4.0 4.0	MHz
Cycle time (1 ÷ f _{OP})	t _{cyc}	250	_	ns
IRQ pulse width low (edge-triggered)	t _{ILIL}	63	_	ns
PA3-PA0 interrupt pulse width (edge-triggered)	t _{IHIL}	63	_	ns
OSC1 pulse width	t _{OH} or t _{OL}	45	_	ns

^{1.} Use only AT-cut crystals.

Table B-3. High-Speed Control Timing (V_{DD} = 3.3 V \pm 10%)

Characteristic	Symbol	Min	Max	Unit
Oscillator frequency Crystal oscillator ⁽¹⁾ Ceramic resonator External clock	f _{osc}	_ _ _	4.2 4.2 4.2	MHz
Internal operating frequency (f _{OSC} ÷ 2) Crystal oscillator ⁽¹⁾ Ceramic resonator External clock	f _{op}	_ _ _	2.1 2.1 2.1	MHz
Cycle time (1 ÷ f _{OP})	t _{cyc}	480		ns
IRQ pulse width low (edge-triggered)	t _{ILIL}	125	_	ns
PA3-PA0 interrupt pulse width (edge-triggered)	t _{IHIL}	125	_	ns
OSC1 pulse width	t _{OH} or t _{OL}	90	_	ns

^{1.} Use only AT-cut crystals.

MC68HC05J1A — Rev. 3.0

Technical Data

B.5 MC Ordering Information

Table B-4 gives order numbers for the available package types.

Table B-4. MC Order Numbers

Package Type	Temperature Range	Order Number
20-pin dual in-line package (DIP)	0°C to 70°C	MC68HSC05J1AP
20-pin small outline integrated circuit (SOIC)	0°C to 70°C	MC68HSC05J1ADW

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

Home Page: www.freescale.com

email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH **Technical Information Center** Schatzbogen 7 81829 Muenchen, Germany

+44 1296 380 456 (English)

+46 8 52200080 (English)

+49 89 92103 559 (German)

+33 1 69 35 48 48 (French)

support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 2666 8080 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. **Technical Information Center** 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center

P.O. Box 5405

Denver, Colorado 80217 (800) 441-2447

303-675-2140

Fax: 303-675-2150

LDCForFreescaleSemiconductor

@hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



MC68HC05J1A/D