
QUAD 2-INPUT "NOR" GATE


## MC5402 · MC7402

Add Suffix F for TO-86 ceramic package (Case 607).


Suffix L for TO-116 ceramic package (Case 632).

Suffix P for TO-116 plastic package (Case 605) MC7402 only.





## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



## MC5402, MC7402 (continued)

2 1 2 A B E 1 2 B E 1

V = V<sub>CC</sub> = Pin 14 [4] Gnd = Pin 7 [11]

Test procedures are shown for only one	Test procedures are shown for only one	and vin				ķ	13 [14]	14]			TESI	CURREN	T/VOLTA	TEST CURRENT/VOLTAGE VALUES (All Temperatures)	(All Tem	peratures	0			
gate. The other gates are tested in the same	tested in t	he same		[13] 12—	1	1			Αm					Volts	d		ς			
manner. Further, test procedures are shown for only one input of the gate under test.	ocedures ar	e shown ler test.							lor	V <sub>II</sub>	V <sub>IH</sub>	V	VRI	VR2	Vth 1	٧,٠٠	Vcc	VCCL	V <sub>ссн</sub>	
To complete testing, sequence through re-	nence thr	ongh re-					N	MC5402	16	0.4	2.4	5.5	4.5	5.0	2.0	8.0	5.0	4.50	5.50	
maining inputs.							Z	MC7402	16	0.4	2.4	5.5	4,5	2.0	2.0	8.0	5.0	4.75	5.25	Pin 7[11] is grounded
		Pin	2		Test Limits +125°C	MC74	MC7402 Test Limits 0 to +70°C	Limits			TEST CU	RRENT/	VOLTAGE	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	O PINS L	ISTED BE	: MOT			tion to the pins listed below:
Characteristic	Symbol		Min	Мах	Unit	Min	Max	Unit	0	>"	V <sub>H</sub>	V HH	VRI	VR2	V # 1	/ #0	V <sub>cc</sub>	Vccı	VCCH	Gnd
Input Forward Current	Ţ	Ą	1	-1.6	mAdc	1 3-1	-1.6	mAde	0	Ą	i	7	В	9	1	i i i	1	i.	۸	*
Leakage Current	$I_{R1}$	A	5	40	μAde	-	40	μAde	1	1	A	v	j.	'n		4		1	Λ	B*
	$^{\rm L}_{\rm R2}$	Y	-1	1.0	mAdc		1.0	mAdc	ir.			Ą	ř	A.	ā	1	Ġ	- 1	Ν	B*
Output Output Voltage	VOL	N	q.	0.4	Vdc	1	0.4	Vdc	N	-15	- 1	- 10	9	1	4		- 7	>	3	#B
	МОН	Z	2.4	ā	Vdc	2.4	r	Vdc	Ť.	2		i.		i	i	В	1	Δ	í.	**
Short-Circuit Current	$^{1}$ SC $^{\dagger}$	z	-20	-55	mAdc	-18	-55	mAdc	1		-k	ů.	i	i.	Ť	-1.0	.0	9.1	۸	Z,A,B*
Power Requirements (Total Device) Power Supply Drain	нды	۸	10	7.2	mAdc	i	27	mAdc	1	4		- 1	·	All	-3	1.7.	0	L.E.	۸	i
	IPDL	^	-	16	mAde	Ъ	16	mAde	ŀ	1	i			i.	5	ď,	· E	Ť	۸	A,B*
Switching Parameters									Pulse In	Pulse Out										
Turn-On Delay	-pd	A,Z	ī	15**	ns	ì	15**	ns	A	2	ű.	· P	÷	ī	1		<b>^</b>	i.	1	A*
Turn-Off Delay	t pd+	A,Z	T.	22**	su	ď	22**	su	A	Z	5	- (		90	- (	-	Λ	1	1	A*

\*Ground inputs to gates not under test.

\*\*Tested only at 25°C.

Only one output should be shorted at a time.