## QUAD 2-INPUT INTERFACE "NAND" GATE

## MC5400/7400 series

MC5426L\* MC7426P,L\*



\*L suffix = TO-116 ceramic package (Case 632)

P suffix = TO-116 plastic package (Case 605)

See General Information section for package outline dimensions.



VOLTAGE WAVEFORMS AND DEFINITIONS

This device features high-output voltage ratings for use as an interface circuit with 12 volt systems, such as low threshold voltage MOS logic circuits. The output is rated at 15 volts, however,  $V_{\rm CC}$  is connected to the standard 5 volt source. The output transistor has a 16 milliamp sink capability at an output voltage of 0.4 volt maximum, thus allowing high fanout drive capability while maintaining the nominal power dissipation of the standard gate.



SWITCHING TIME TEST CIRCUIT

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through re-maining inputs.



									Am	A				Volts		Volts					
									loL	HO	VIL	нιν	VR1	VR2	V <sub>th</sub> 1	V <sub>th</sub> 0	нол	vcc	VCCL	VCCH	
								MC5426	16	1	0.4	2.4	4.5	5.5	2.0	0.8	12	5.0	4.5	5.5	
								MC7426	16	-	0.4	2.4	4.5	5.5	2.0	0.8	12	5.0	4.75	5.25	
		hin	MC5426 1	426 Test L	Fest Limits	MC7	MC7426 Test Limits	Limits				TEST CI	JRRENT/	OLTAGE	APPLIED TO	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	ED BELOV	V:			
Characteristic	Svmbol	Under	Min	-00 to +120 -U	Unit	Min	Max I	Unit		но	VIL VIL	VIH V	V <sub>R1</sub>	V <sub>R2</sub>	V <sub>th</sub> 1	V <sub>th</sub> 0	NOH	VCC	VCCL	VCCH	Gnd
Input Forward Current	<u>u</u>	-		-1.6	mAdc	1	-1.6	mAdc	. 1	1	-	. 1	2		. 1		1	1	1	14	
Leakage Current	IR1		1	40	μAdc	1	40	μAdc	1	ŕ	1	-	1	1	-1	1	1	1	1	14	2,7*
	IR2	-	1	1.0	mAdc	1	1.0	mAdc	1	I,	1	-1	1	-	r,	1	4	1	1	14	2,7*
Output Output Voltage	VOL	m	1	0.4	Vdc	1	0.4	Vdc	ю	I	1	< Ť	1.	, - i	1,2	1	1	4	14	I	7*
<b>1</b>	ЧОН	e	15	1	Vdc	15	I	Vdc	1.	3	1		I	1	1	2	-	ł	1,14	T	*
Output Current	но	3	1	50	μAdc	-	50	μAdc	1	-	1	1	1	1	L	2	3	1	1,14	1	- 7*
Power Requirements (Total Device) Power Supply Drain	HOd	14		22	mAdc	- 1 2	22	mAdc	* 2 <sub>1</sub>	9 9 9 1 1 1 1		I.	· í	1	1	Ĩ	I	12	I	14	4
	104	14	1	8.0	mAdc	i I	8.0	mAdc	1	-	I	-	1	I	1	1	1	1	1	14	1,4,7,9,12
Switching Parameters					8				Pulse	Pulse Out											
Turn-On Delay	tpd-	1,3	i i	17**	su	T	17**	su	-	3	4	2	ŕ	1	I	1	I	14	1	I	7
Turn-Off Delay tpd+	tpd+	1,3	ì	24**	us	1	24**	us su	-	e		2	Ŀ	1	1.	1	1	14	í	I	1