

J-K FLIP-FLOP

MC5470L* MC7470L,P*



* L suffix = TO-116 ceramic package (Case 632)
P suffix = TO-116 plastic package (Case 605)

See General Information section for package outline dimensions.



OPERATING CHARACTERISTICS


Data present during the time interval between the Setup and Hold times is transferred to the bistable section on the positive edge of the clock pulse. Steering data should be present 20 ns prior to rise of the clock and remain 5.0 ns after the clock signal rises.

The direct SET and RESET inputs should be applied only when clock is low. A low input to SET sets Q to a logic "1"; a low input to RESET sets Q to a logic "1".

Unused inputs: If J* and K* are not used they should be grounded. Unused SET and RESET inputs should be tied to a voltage between 2.4 and 5.5 Vdc.

Unused J or K inputs should be tied to the used J or K inputs, respectively, or to a voltage between 2.4 and 5.5 Vdc.

SWITCHING TIME TEST CIRCUIT




TEST PROCEDURES

(Letters shown in test columns refer to waveforms.)

	0.4400.			IV.	IPUT					ā		LIMIT	S
TEST	SYMBOL	С	J	К	J*	K*	Ŕ	Ī	Q	u	Min	Max	Unit
Toggle Frequency	^t Tog	E	2.4 V	2.4 V	Gnd	Gnd	2.4 V	2.4 V	t	t	20	-	MHz
Turn-On Delay from SET or RESET	t _{pd} -*	0.8 V	5.0 V	5.0 V	Gnd	Gnd	Α	В	С	D	-	50	ns
Turn-Off Delay from SET or RESET	t _{pd+} *	V 8.0	5.0 V	5.0 V	Gnd	Gnd	Α	В	С	D	-	50	ns
Turn-On Delay from Clock	t _{pd} -	E	2.4 V	2.4 V	Gnd	Gnd	5.0 V	5.0 V	H,I	н,г	10	50	ns
Turn-Off Delay from Clock	tpd+	E	2.4 V	2.4 V	Gnd	Gnd	5.0 V	5.0 V	H,I	н,г	10	50	ns
Minimum Input Setup Time at J*	t _{Setup} **	E	2.4 V	2.4 V	F	Gnd	5.0 V	5.0 V	H,I	н,г	_	20	ns
Minimum Input Hold Time at J1, J2	tHold**	E	G	2.4 V	Gnd	Gnd	5.0 V	5.0 V	H,I	H,I		5	ns

[†]Output shall toggle with each input pulse

^{*}SET or RESET function can occur only when clock input is low. Other gates are inhibited.
**Identical test to be performed on K * Input.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one J and one K input, plus the SET, RESET, and CLOCK inputs. To complete testing, sequence through remaining J and K inputs in the same manner.

J1 3-J2 4-

* '	/		Г	_								1	ST CURR	ENT/VOL	TEST CURRENT/VOLTAGE VALUES (All Temperatures)	All Tempe	ratures)			
	7	7		IC	4					Αm					Volts					
K2 11		L	2	,	p					lo.	ᇹ	<u>۲</u>	> <u>H</u>	Y HH	N _R	Vth1	Vtho	VCCL	VCCH	
RECET	,							2	MC5470	91	-0.4	0.4	2.4	5.5	4.5	2.0	8.0	4.5	5.5	
	,							2	MC7470	16	4.0-	0.4	2.4	5.5	4.5	2.0	9.0	4.75	5.25	
			Pin	MC54	MC5470 Test Limits	Limits	MC74	MC7470 Test Limits	imits			TEST	URRENT	/VOLTAG	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	INS LIST	D BELOW			
Characteristic		Symbol	Under Test	Min	Max	Unit	Min	Max	, die	اه	₽ F	۷.	HI'A	VIHH.	, A	Vth1	Vtho	VCCL	СССН	Gnd
Input			,						:										3	1
Forward Current	_ _:	ц.	m :	ı	9	mAdc	ı	9.1-	mAdc	1	1	m	1	1	2*,4,10,11	ı	1	ı	14	5,7,9
	<u></u>		0	ı	9.1-		ı	9,1-	_	ı	1	0	ī	1	3,4,11,13	ı	ı	ı	_	_
	Set			ı	-3.2		ı	-3.2		ı	ı	<u>ت</u>	i	ı	3,4,10,11	ı	ı	ı		
	Reset		7 5	ı	-3.2		ı	_		ı	ı	۰;	1	1	3,4,10,11	ı	1	ı		
	Š		7.	ı	9.		1			1	ı	2 5	1	1	2*,3,4,10,11	1	ı	ı	•	
			17	-	9.	-	ı	-	-	1		21	,	1	3,4,10,11,13	-	,	ı	•	-
Leakage Current**	_	- E	ო	1	40	"Adc	1	9	#Adc	1	ı	ı	m	1	S	1	I	1	14	2,4,7
	اید		10	1	40		ı	8	_	í	1	1	10	1	6	ı	ı	ı	_	7,11,13
	Set		13	1	80		1	80		1	ı	1	13	ı	6	ı	ı	ı		7,10,11
	Reset		7	1	8	•	ı	8	-•	1	ı	1	7	1	S	ı	ı	ı	-•	7,10,11
	داور ج		12	-	40	-	1	40	-	-	-	1	12	1		_	_	1	V	3,4,7
	_	IR2	8	1	1.0	mAdc	ı	1.0	mAdc	1	-	-	'	8	5	-	ı	1	14	2,4,7
	¥		10	1	_	_	ı	_	_	1	1	1	1	10	6	ı	1	ı	_	7,11,13
	Set		13	ı	_		ı			1	ı	1	1	13	6	1	ı	1	_	7,10,11
	Reset		2	1 1	-		1 (()	1 1) I	1 1	12	ம I	1 1	1 1	1 1	-	7,10,11
							Ť													
Output Voltage		VOL	9	ı	0.4	γ V	1	4.0	y C	9	1	1	ì	ı	ı	2 ;	13	4	1	7,12
			ő	,	4.0	γQC	ı	2.0	V ac	o	'	1	1	,	1	2	7	7	1	71.7
		V0H	9	2.4	ı	Λdc	2,4	ı	√q	1	9	ı	1	ı	1	13	7	4	1	7,12
			8	2,4	ľ	γqc	2.4	1	۸dc	1		ı	1	1	_	2	13	14	_	7,12
Short-Circuit Current		SC	9	-20	-57	mAdc	-18	-57	mAdc	1	,	13	ı	ı		1	1	1	14	5,7,9,12
			8	-20	-57	mAdc	-18	-57	mAdc	_	1	2	_	1	_	1	1	1	14	5,7,9,12
Power Requirements Power Supply Drain		G-	14	ı	26	mAdc	1	26	mAdc	1	ı	,	1	1	-	١	-	_	14	2,7,12

*Momentarily ground pin prior to taking measurement. *"When testing J* or K* other inputs are left open.