


# J-K FLIP-FLOP

MC5400/7400 series

## MC5470L\* MC7470L,P\*



This J-K flip-flop triggers on the positive edge of the clock pulse. The multiple-input gating configuration helps minimize package count in J-K flip-flop applications requiring AND gating at the inputs. This device requires relatively fast clock rise and fall times ( $\leq 150$  ns) but is more suitable for use in high-speed systems since information may be applied to, or changed at the steering inputs any time in a clock cycle except during the interval of time between the setup and hold times. The inputs are inhibited when the clock is high; data is entered into the input steering section when the clock goes low. The input steering section continually reflects the input states when the clock is low. The flip-flop can be set or reset directly by applying a logic "0" to SET or RESET, respectively, while clock is at logical zero level.

$t_n$		$t_{n+1}$
J	K	Q
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$

$$J = J1 \cdot J2 \cdot \bar{J}^*$$

$$K = K1 \cdot K2 \cdot \bar{K}^*$$

Output Loading Factor = 10

Total Power Dissipation = 65 mW typ/pkg


Propagation Delay Time = 30 ns typ

Operating Frequency = 35 MHz typ

\* L suffix = TO-116 ceramic package (Case 632)

P suffix = TO-116 plastic package (Case 605)

See General Information section for package outline dimensions.



MC5470L, MC7470L,P (continued)

OPERATING CHARACTERISTICS

Data present during the time interval between the Set-up and Hold times is transferred to the bistable section on the positive edge of the clock pulse. Steering data should be present 20 ns prior to rise of the clock and remain 5.0 ns after the clock signal rises.


The direct  $\overline{\text{SET}}$  and  $\overline{\text{RESET}}$  inputs should be applied only when clock is low. A low input to  $\overline{\text{SET}}$  sets Q to a

logic "1"; a low input to  $\overline{\text{RESET}}$  sets  $\overline{\text{Q}}$  to a logic "1".

Unused inputs: If J\* and K\* are not used they should be grounded. Unused  $\overline{\text{SET}}$  and  $\overline{\text{RESET}}$  inputs should be tied to a voltage between 2.4 and 5.5 Vdc.

Unused J or K inputs should be tied to the used J or K inputs, respectively, or to a voltage between 2.4 and 5.5 Vdc.

SWITCHING TIME TEST CIRCUIT



TEST PROCEDURES

(Letters shown in test columns refer to waveforms.)


TEST	SYMBOL	INPUT								Q		LIMITS		
		C	J	K	J*	K*	$\overline{\text{R}}$	$\overline{\text{S}}$				Min	Max	Unit
Toggle Frequency	$t_{\text{Tog}}$	E	2.4 V	2.4 V	Gnd	Gnd	2.4 V	2.4 V	t	t	20	—	—	MHz
Turn-On Delay from $\overline{\text{SET}}$ or $\overline{\text{RESET}}$	$t_{\text{pd}}^-$	0.8 V	5.0 V	5.0 V	Gnd	Gnd	A	B	C	D	—	—	50	ns
Turn-Off Delay from $\overline{\text{SET}}$ or $\overline{\text{RESET}}$	$t_{\text{pd}}^+$	0.8 V	5.0 V	5.0 V	Gnd	Gnd	A	B	C	D	—	—	50	ns
Turn-On Delay from Clock	$t_{\text{pd}}^-$	E	2.4 V	2.4 V	Gnd	Gnd	5.0 V	5.0 V	H,I	H,I	10	50	—	ns
Turn-Off Delay from Clock	$t_{\text{pd}}^+$	E	2.4 V	2.4 V	Gnd	Gnd	5.0 V	5.0 V	H,I	H,I	10	50	—	ns
Minimum Input Setup Time at J*	$t_{\text{Setup}}^{**}$	E	2.4 V	2.4 V	F	Gnd	5.0 V	5.0 V	H,I	H,I	—	—	20	ns
Minimum Input Hold Time at J1, J2	$t_{\text{Hold}}^{**}$	E	G	2.4 V	Gnd	Gnd	5.0 V	5.0 V	H,I	H,I	—	—	5	ns

<sup>†</sup>Output shall toggle with each input pulse

\*SET or RESET function can occur only when clock input is low. Other gates are inhibited.

\*\*Identical test to be performed on K\* Input.


VOLTAGE WAVEFORMS AND DEFINITIONS



††PRF varies when testing  $t_{Tog}$ .

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one J and one K input, plus the SET, RESET, and CLOCK inputs. To complete testing, sequence through remaining J and K inputs in the same manner.



Characteristic		Pin Under Test		MC5470 Test Limits -55 to +125°C				MC7470 Test Limits 0° to +70°C				TEST CURRENT/VOLTAGE VALUES (All Temperatures)									
				Min	Max	Unit		Min	Max	Unit		mA									
												IOL	IOH	VIL	VIH	VIIH	VR	Vih1	Vih0	VCCL	VOCH
Input Forward Current**	J	IF	3	-	-1.6	mAdc		-	-1.6	mAdc		-	-	3	-	-	2* 4,10,11 3,4,11,13*	-	-	-	-
	K	IF	10	-	-1.6	mAdc		-	-1.6	mAdc		-	-	10	-	-	3,4,10,11 3,4,10,11	-	-	-	-
	Set	IF	13	-	-3.2	mAdc		-	-3.2	mAdc		-	-	13	-	-	3,4,10,11 2* 3,4,10,11	-	-	-	-
	Reset	IF	2	-	-3.2	mAdc		-	-3.2	mAdc		-	-	2	-	-	2* 3,4,10,11 3,4,10,11,13*	-	-	-	-
	Clock	IF	12	-	-1.6	mAdc		-	-1.6	mAdc		-	-	12	-	-	3,4,10,11,13*	-	-	-	-
Leakage Current**	J	IR1	3	-	40	µAdc		-	40	µAdc		-	-	-	3	-	5	-	-	-	14
	K	IR1	10	-	40	µAdc		-	40	µAdc		-	-	-	10	-	9	-	-	-	14
	Set	IR1	13	-	80	µAdc		-	80	µAdc		-	-	-	13	-	9	-	-	-	14
	Reset	IR1	2	-	80	µAdc		-	80	µAdc		-	-	-	2	-	5	-	-	-	14
	Clock	IR1	12	-	40	µAdc		-	40	µAdc		-	-	-	12	-	5	-	-	-	14
Output Output Voltage	J	VOH	3	-	1.0	mAdc		-	1.0	mAdc		-	-	-	3	-	5	-	-	-	14
	K	VOH	10	-	1.0	mAdc		-	1.0	mAdc		-	-	-	10	-	9	-	-	-	14
	Set	VOH	13	-	1.0	mAdc		-	1.0	mAdc		-	-	-	13	-	9	-	-	-	14
	Reset	VOH	2	-	1.0	mAdc		-	1.0	mAdc		-	-	-	2	-	5	-	-	-	14
	Clock	VOH	12	-	1.0	mAdc		-	1.0	mAdc		-	-	-	12	-	5	-	-	-	14
Short-Circuit Current	J	ISC	3	-	0.4	Vdc		-	0.4	Vdc		-	-	-	-	-	-	-	-	-	14
	K	ISC	10	-	0.4	Vdc		-	0.4	Vdc		-	-	-	-	-	-	-	-	-	14
	Set	ISC	13	-	0.4	Vdc		-	0.4	Vdc		-	-	-	-	-	-	-	-	-	14
	Reset	ISC	2	-	0.4	Vdc		-	0.4	Vdc		-	-	-	-	-	-	-	-	-	14
	Clock	ISC	12	-	0.4	Vdc		-	0.4	Vdc		-	-	-	-	-	-	-	-	-	14
Power Requirements Power Supply Drain	J	IPD	6	-	26	mAdc		-	26	mAdc		-	-	-	-	-	-	-	-	-	14
	K	IPD	10	-	26	mAdc		-	26	mAdc		-	-	-	-	-	-	-	-	-	14
	Set	IPD	13	-	26	mAdc		-	26	mAdc		-	-	-	-	-	-	-	-	-	14
	Reset	IPD	2	-	26	mAdc		-	26	mAdc		-	-	-	-	-	-	-	-	-	14
	Clock	IPD	12	-	26	mAdc		-	26	mAdc		-	-	-	-	-	-	-	-	-	14

\*Momentarily ground pin prior to taking measurement.  
\*\*When testing J\* or K\* other inputs are left open.