MC5472 · MC7472

J-K FLIP-FLOP

Add Suffix F for TO-86 ceramic package (Case 607). Suffix L for TO-116 ceramic package (Case 632). Suffix P for TO-116 plastic package (Case 605) MC7472 only.





ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one J and one K input, plus the Set, Reset, and Clock inputs. To complete testing, sequence through remaining J and K inputs in the same manner.

V = V_{CC} = Pin 14 [4] Gnd = Pin 7 [11]

Pkg Pkg Pkg Pin Pin [3] 13-

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Ξ	[1] 10 K2F	\prod	° ⊻		6 [10]					L			EST CU	RRENT /	TEST CURRENT/VOLTAGE VALUES (All Temperatures)	II Temp	erature	(s			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	[13]	2]		<u> </u>							Ē	-				Volts						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	[2]			1							lot	HO	-		HH		V#1	Vtho	Vcc	VccL	VccH	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$									2	C5472	-	-	-	4	5.5	5	2.0	0.8	5.0	4.50	5.50	
c Symbol Fin MC5472 Test Limits TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW: 1			C	Ś					Z	4C7472	-	-			5.5	4.5	2.0	0.8	5.0	4.75	5.25	Pin 7[11] is grounded
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				Pin		172 Tes	t Limits	_	72 Test	Limits			TEST	CURRE	VT/VOI	TAGE APPLIED TO PI	INS LIST	TED BEI	: MO			tion to the pins
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Characteristic		Symbol	Test	Min	Max	Unit	Min	Max	Unit	lot	HOL			HHI	VR	V _{th 1}		V _{cc}	VccL	VccH	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input	-		=		-	-						<u>+</u>	-		C.12.13.R*		-	-		A	-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	FOFWARG CUFFERL	×		R		-1.6	_		91-	_			IX IX			C, K2, K3, S*		•	. 1			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		sel		S		-3.2			-3.2				0			C,J1,J2,J3,K1,K2,K3	,		•	,	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Reset		æ		-	_	1	-			1	R		1	C.J1,J2,J3,K1,K2,K3	,	1	4	1	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Clock		v	1	-		r	-	-	, t		U	a.		11,J2,J3,K1,K2,K3,R*	a.	3	ġ,	ł	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				J	1	-	-	0	-		1	i,	υ	i	1	11,J2,J3,K1,K2,K3,S*	F	E.	E.	r.	-	
Str Insert NI - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 40 - - 10 Made - <t< td=""><td>Leakage Current</td><td>ſ</td><td>IRI</td><td>11</td><td>-</td><td>40</td><td>µAdc</td><td>~</td><td>40</td><td>µAdc</td><td>1</td><td></td><td>1</td><td>11</td><td>i</td><td></td><td>è</td><td>Ŀ</td><td></td><td>1</td><td>Λ</td><td>C,J2,J3,R</td></t<>	Leakage Current	ſ	IRI	11	-	40	µAdc	~	40	µAdc	1		1	11	i		è	Ŀ		1	Λ	C,J2,J3,R
Reset Clock B - 80 - 80 - 80 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7		x		KI	1	40		ŀ	40	_		,	i.	KI	,		ę.	1	ł	•	_	C,K2,K3,S
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Set		2 4	i.	08	-		0.0	_	,	•		50 6		1	0	1	e.	i.		C,J1,J2,J3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Clock		**0		+				•				r c							+	C 11 12 19 K1 K2 K3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		WANTA		>		-	•		-	-				>							-	" OT 1 9 11 1 11 1 11 11 11 11 11 11 11 11 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		P	I _{R2}	lſ		1.0	mAde	i.	1.0	mAdc	T	T	1	i	If			à.	i.	1	Δ	C,J2,J3,R
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2 0		۶v			+			_					IX s		1		ī i			C, K2, K3, S
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Reset		. H	1		_								A		4	1		1	1	C.K1.K2.K3
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		Clock		υ	£	-	+	1	ŧ	+		i	1	i.	U		ł	¢	٢,	ì	•	C,J1,J2,J3,K1,K2,K3,S
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Output Output Voltage		Λ	13	3	0.4	Vdc		0.4	Vdc	0					,	В	so.		2		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	- Granne and and		TO.	ø	1	0.4	Vdc	1	0.4	Vdc	a	i.		1	,		s	R	2	A	1	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			Vou	ß	2.4	1	Vdc	2.4		Vdc		10	-	1			s	R	•	٨	•	[cert
			ID	ð	2.4		Vdc	2.4		Vdc		0		1		-	R	S	1	Λ	1	0.25
	Short-Circuit Curren	it	I _{SC} [†]	100	-20	-57	mAde		-57	mAde	1.1		·			J1,J2,J3,K1,K2,K3 J1 J2 J3 K1 K2 K3	1.1	1.1	1	4.1	N	C,Q,R C,O,S
				¥	2		Antin	+				T		+		our impriment on the other of	-		1		•	C'&'2
			1	>	ŝ.	12	mAdc	1	12	mAdc	•	í	,		,	1	•	0	>	*	1	0

Momentarily ground pin prior to taking measurement. [†]Only one output should be shorted at a time. **Under normal operating conditions this current is negative. This test guarantees that positive leakage current will not exceed the limit shown.

MC5472, MC7472 (continued)

TEST PROCEDURES

			INF	PUT		ā	LIMITS			
TEST	SYMBOL	Ĉ	J, K	R	Ŝ	٩	u	Min	Max	Unit
Toggle Frequency	fTog	1	1	2.4 V	2.4 V	t	t	15	-	MHz
Turn-On Delay	[†] pd-	2	2	2.4 V	2.4 V	3	3	10	40	ns
Turn-Off Delay	²pd+	2	2	2.4 V	2.4 V	4	4	10	25	ns
Turn-On Delay	^t sd-	2.4 V	2.4 V	5	6	7	8	-	40	ns
Turn-Off Delay	t _{sd+}	2.4 V	2.4 V	5	6	7	8	-	25	ns
Enable Voltage	VEN	2	2.0 V	2.4 V	2.4 V	+	t	t	-	
Inhibit Voltage	VINH	2	0.8 V	2.4 V	2.4 V	‡	‡	‡	-	

(Numbers shown in test columns refer to waveforms.)

[†]Output shall toggle with each input pulse.

‡Output shall NOT toggle.

VOLTAGE WAVEFORMS AND DEFINITIONS



MC5472, MC7472 (continued)

OPERATING CHARACTERISTICS

Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section.

Application of a logic "0" to the Reset input will force the Q output to the logic "1" state. The Reset input overrides the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as 1.0 μ s will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 20 ns minimum.

 \bar{T} ransistors Q_{A} have been added to the standard flip-flop circuit to protect the device against negative clock transients. This addition prevents both outputs from changing to the logic "1" state when transients in excess of -2.0 V appear at the clock.

