

4-BIT BINARY COUNTER

MC5493L*
MC7493L,P*

TRUTH TABLE

Connect Q0 to $\bar{C}1$

COUNT	OUTPUT			
	Q3	Q2	Q1	Q0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

Input Loading Factor

R0 = 1


$\bar{C}0, \bar{C}1 = 2$

Output Loading Factor = 10

Total Power Dissipation = 160 mW typ/pkg


Propagation Delay Time = 20 ns typ/bit

This 4-bit counter is comprised of two sections: a divide-by-two section and a divide-by-eight section. These sections can be used independently, or can be connected to provide the divide-by-16 function. All outputs of the counter can be set to the logic "0" state by applying a logic "1" level to the Reset input.




VCC = Pin 5
Gnd = Pin 10

RESET GATE




TYPICAL FLIP-FLOP



* L suffix = TO-116 ceramic dual in-line package (Case 632).
P suffix = TO-116 plastic dual in-line package (Case 605).

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one input of the reset gate. The other input is tested in the same manner.




Characteristic	Symbol	Pin Under Test	MC5493 Test Limits -55 to +125°C		MC7493 Test Limits 0 to +70°C		TEST CURRENT/VOLTAGE VALUES (All Temperatures)												
			Min	Max	Unit	Min	Max	Volts											
			TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																
Input	Forward Current C0 C1	IF	2	-1.6	mAdc	-	-	IOH	VOH	VRI	Vth0	Vth1	Vth L	Vth 0	Vth L	VCC	VCC	VCC	VCC
			14	-3.2	μAdc	2	3	16	0.4	2.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	5.5
			1	-3.2	μAdc	14	-	16	-0.4	0.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	5.5
Leakage Current	IR1 C0 C1	IR1	2	40	μAdc	-	-	IOH	VOH	VRI	Vth0	Vth1	Vth L	Vth 0	Vth L	VCC	VCC	VCC	VCC
			14	80	μAdc	2	14	16	0.4	2.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	
			1	80	μAdc	14	-	16	-0.4	0.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	
Output	RO C0 C1	IR2	2	1.0	mAdc	-	-	IOH	VOH	VRI	Vth0	Vth1	Vth L	Vth 0	Vth L	VCC	VCC	VCC	VCC
			14	-	μAdc	2	14	16	0.4	2.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	
			1	-	μAdc	14	-	16	-0.4	0.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	
Output Voltage	VOL ISC VOH	VOL	12	0.4	Vdc	-	-	IOH	VOH	VRI	Vth0	Vth1	Vth L	Vth 0	Vth L	VCC	VCC	VCC	VCC
			1	-20	mAdc	2	3	16	0.4	2.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	
			2.4	Vdc	14	-	16	-0.4	0.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5		
Short-Circuit Current	ISC	ISC	9	0.4	Vdc	-	-	IOH	VOH	VRI	Vth0	Vth1	Vth L	Vth 0	Vth L	VCC	VCC	VCC	VCC
			1	-20	mAdc	2	3	16	0.4	2.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	
			2.4	Vdc	14	-	16	-0.4	0.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5		
Output Voltage	VOL ISC VOH	VOL	8	0.4	Vdc	-	-	IOH	VOH	VRI	Vth0	Vth1	Vth L	Vth 0	Vth L	VCC	VCC	VCC	VCC
			1	-20	mAdc	2	3	16	0.4	2.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	
			2.4	Vdc	14	-	16	-0.4	0.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5		
Power Requirements (Total Device)	IPD	IPD	5	46	mAdc	-	-	IOH	VOH	VRI	Vth0	Vth1	Vth L	Vth 0	Vth L	VCC	VCC	VCC	VCC
			1	-20	mAdc	2	3	16	0.4	2.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5	
			2.4	Vdc	14	-	16	-0.4	0.4	4.5	2.0	0.8	0.7	4.5	5.5	5.5	5.5		

Pulse 1: Apply positive pulse prior to taking measurement to set the device in the desired state. Maintain Vth L voltage for measurement.

① All input, power supply and ground voltages must be maintained between each test unless otherwise noted.

MC5493L, MC7493L,P (continued)

SWITCHING TIME TEST CIRCUIT



$f_{Tog} = 10 \text{ MHz min}$

$C_T = 15 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

**A load is connected to each output during the test.

VOLTAGE WAVEFORMS AND DEFINITIONS

