




M74HC373

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING

- HIGH SPEED: $t_{PD} = 13\text{ns}$ (TYP.) at $V_{CC} = 5\text{V}$
- LOW POWER DISSIPATION:
 $I_{CC} = 4\mu\text{A}$ (MAX.) at $T_A=25^\circ\text{C}$
- HIGH NOISE IMMUNITY:
 $V_{NIH} = V_{NIL} = 28\%$ V_{CC} (MIN.)
- SYMMETRICAL OUTPUT IMPEDANCE:
 $|I_{OHI}| = I_{OL} = 6\text{mA}$ (MIN)
- BALANCED PROPAGATION DELAYS:
 $t_{PLH} \approx t_{PHL}$
- OUTPUTS DRIVE CAPABILITY
15 LSTTL LOADS
- WIDE OPERATING VOLTAGE RANGE:
 V_{CC} (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 373



ORDER CODES

PACKAGE	TUBE	T & R
DIP	M74HC373B1R	
SOP	M74HC373M1R	M74HC373RM13TR
TSSOP		M74HC373TTR

DESCRIPTION

The M74HC373 is an high speed CMOS OCTAL LATCH WITH 3-STATE OUTPUTS fabricated with sub-micron silicon gate C²MOS tecnology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption.

This 8-BIT D-Type latches is controlled by a latch enable input (LE) and output enable input (\overline{OE}). While the LE input is held at a high level, the Q outputs will follow the data input. When the LE is


taken, the Q outputs will be latched at the logic level of D input data.

While the \overline{OE} input is at low level, the eight outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state.

The 3-State output configuration and the wide choice of outline make bus organized system simple.


All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS



M74HC373

INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME QND FUNCTION
1	OE	3 State Output Enable Input (Active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q0 to Q7	3 State Outputs
3, 4, 7, 8, 13, 14, 17, 18	D0 to D7	Data Inputs
11	LE	Latch Enable Input
10	GND	Ground (0V)
20	V _{CC}	Positive Supply Voltage

TRUTH TABLE


INPUTS			OUTPUTS
OE	LE	D	Q
H	X	X	Z
L	L	X	NO CHANGE (*)
L	H	L	L
L	H	H	H

X: DON'T CARE

Z: HIGH IMPEDANCE

(*): Q OUTPUTS ARE LATCHED AT THE TIME WHEN THE LE INPUT IS TAKEN LOW LOGIC LEVEL

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to +7	V
V_I	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Current	± 35	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 70	mA
P_D	Power Dissipation	500(*)	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Rating are those value beyond which damage to the device may occur. Functional operation under these condition is not implied

(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage	2 to 6	V	
V_I	Input Voltage	0 to V_{CC}	V	
V_O	Output Voltage	0 to V_{CC}	V	
T_{op}	Operating Temperature	-40 to 85	°C	
t_r, t_f	Input Rise and Fall Time	$V_{CC} = 2.0V$	0 to 1000	ns
		$V_{CC} = 4.5V$	0 to 500	ns
		$V_{CC} = 6.0V$	0 to 400	ns

DC SPECIFICATION

Symbol	Parameter	Test Condition		Value					Unit	
		V_{CC} (V)		$T_A = 25^\circ C$			$-40 \text{ to } 85^\circ C$			
				Min.	Typ.	Max.	Min.	Max.		
V_{IH}	High Level Input Voltage	2.0		1.5			1.5		V	
		4.5		3.15			3.15			
		6.0		4.2			4.2			
V_{IL}	Low Level Input Voltage	2.0				0.5		0.5	V	
		4.5				1.35		1.35		
		6.0				1.8		1.8		
V_{OH}	High Level Output Voltage	2.0	$I_O=-20 \mu A$	1.9	2.0		1.9		V	
		4.5	$I_O=-20 \mu A$	4.4	4.5		4.4			
		6.0	$I_O=-20 \mu A$	5.9	6.0		5.9			
		4.5	$I_O=-6 mA$	4.18	4.31		4.13			
		6.0	$I_O=-7.8 mA$	5.68	5.8		5.63			
V_{OL}	Low Level Output Voltage	2.0	$I_O=20 \mu A$		0.0	0.1		0.1	V	
		4.5	$I_O=20 \mu A$		0.0	0.1		0.1		
		6.0	$I_O=20 \mu A$		0.0	0.1		0.1		
		4.5	$I_O=6 mA$		0.17	0.26		0.33		
		6.0	$I_O=7.8 mA$		0.18	0.26		0.33		
I_I	Input Leakage Current	6.0	$V_I = V_{CC} \text{ or GND}$			± 0.1		± 1	μA	
I_{OZ}	High Impedance Output Leakage Current	6.0	$V_I = V_{IH} \text{ or } V_{IL}$ $V_O = V_{CC} \text{ or GND}$			± 0.5		± 5	μA	
I_{CC}	Quiescent Supply Current	6.0	$V_I = V_{CC} \text{ or GND}$			4		40	μA	

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6\text{ns}$)


Symbol	Parameter	Test Condition			Value					Unit	
		V_{CC} (V)	C_L (pF)		$T_A = 25^\circ\text{C}$			$-40 \text{ to } 85^\circ\text{C}$			
					Min.	Typ.	Max.	Min.	Max.		
$t_{TLH} t_{THL}$	Output Transition Time	2.0	50			25	60		75	ns	
		4.5				7	12		15		
		6.0				6	10		13		
$t_{PLH} t_{PHL}$	Propagation Delay Time (LE, D - Q)	2.0	50			42	125		155	ns	
		4.5				14	25		31		
		6.0				12	21		26		
		2.0	150			57	175		220	ns	
		4.5				19	35		44		
		6.0				16	30		37		
$t_{PZL} t_{PZH}$	3 State Output Enable Time	2.0	50	$R_L = 1\text{K}\Omega$		39	125		155	ns	
		4.5				13	25		31		
		6.0				11	21		26		
		2.0	150	$R_L = 1\text{K}\Omega$		54	175		220	ns	
		4.5				18	35		44		
		6.0				15	30		37		
$t_{PLZ} t_{PHZ}$	3 State Output Disable Time	2.0	50	$R_L = 1\text{K}\Omega$		30	125		155	ns	
		4.5				14	25		31		
		6.0				13	21		26		
$t_{W(H)}$	Minimum Pulse Width (LE)	2.0	50			15	75		95	ns	
		4.5				6	15		19		
		6.0				6	13		16		
t_s	Minimum Set-up Time	2.0	50			16	50		65	ns	
		4.5				4	10		13		
		6.0				3	9		11		
t_h	Minimum Hold Time	2.0	50				5		5	ns	
		4.5					5		5		
		6.0					5		5		

CAPACITANCE CHARACTERISTICS

Symbol	Parameter	Test Condition			Value					Unit	
		V_{CC} (V)			$T_A = 25^\circ\text{C}$			$-40 \text{ to } 85^\circ\text{C}$			
					Min.	Typ.	Max.	Min.	Max.		
C_{IN}	Input Capacitance					5	10		10	pF	
C_{OUT}	Output Capacitance					10				pF	
C_{PD}	Power Dissipation Capacitance (note 1)					38				pF	

1) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average current can be obtained by the following equation. $I_{CC(\text{opr})} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/8$ (per Flip Flop) and the C_{PD} when n pcs of Flip Flop operate, can be gained by the following equation: $C_{PD(\text{TOTAL})} = 22 + 16 \times n$ (pF)

TEST CIRCUIT



SC11700


TEST	SWITCH
t_{PLH}, t_{PHL}	Open
t_{PZL}, t_{PLZ}	V_{CC}
t_{PHZ}, t_{PZH}	GND

$C_L = 50\text{pF}/150\text{pF}$ or equivalent (includes jig and probe capacitance)


$R_1 = 1\text{K}\Omega$ or equivalent

$R_T = Z_{OUT}$ of pulse generator (typically 50Ω)


WAVEFORM 1: LE TO Qn PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn TO LE SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)



WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50% duty cycle)




WAVEFORM 3: PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)




Plastic DIP-20 (0.25) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.254			0.010		
B	1.39		1.65	0.055		0.065
b		0.45			0.018	
b1		0.25			0.010	
D			25.4			1.000
E		8.5			0.335	
e		2.54			0.100	
e3		22.86			0.900	
F			7.1			0.280
I			3.93			0.155
L		3.3			0.130	
Z			1.34			0.053



SO-20 MECHANICAL DATA


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.10		0.20	0.004		0.007
a2			2.45			0.096
b	0.35		0.49	0.013		0.019
b1	0.23		0.32	0.009		0.012
C		0.50			0.020	
c1		45 (typ.)				
D	12.60		13.00	0.496		0.512
E	10.00		10.65	0.393		0.419
e		1.27			0.050	
e3		11.43			0.450	
F	7.40		7.60	0.291		0.299
L	0.50		1.27	0.19		0.050
M			0.75			0.029
S		8 (max.)				



P013L

TSSOP20 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.1			0.433
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.85	0.9	0.95	0.335	0.354	0.374
b	0.19		0.30	0.0075		0.0118
c	0.09		0.2	0.0035		0.0079
D	6.4	6.5	6.6	0.252	0.256	0.260
E	6.25	6.4	6.5	0.246	0.252	0.256
E1	4.3	4.4	4.48	0.169	0.173	0.176
e		0.65 BSC			0.0256 BSC	
K	0°	4°	8°	0°	4°	8°
L	0.50	0.60	0.70	0.020	0.024	0.028



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom

© <http://www.st.com>

