Quad 2-Input NAND Schmitt Trigger

The MC74VHCT132A is an advanced high speed CMOS Schmitt NAND trigger fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

Pin configuration and function are the same as the MC74VHC00, but the inputs have hysteresis and, with its Schmitt trigger function, the VHCT132A can be used as a line receiver which will receive slow input signals.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings.

The VHCT132A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when V_{CC} = 0 V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0~V, allowing the interface of 5.0~V systems to 3.0~V systems.

Features

- High Speed: $t_{PD} = 4.9 \text{ ns (Typ)}$ at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 2 \mu A \text{ (Max)}$ at $T_A = 25^{\circ}\text{C}$
- TTL-Compatible Inputs: $V_{IL} = 0.8 \text{ V}$; $V_{IH} = 2.0 \text{ V}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: $V_{OLP} = 0.8 \text{ V (Max)}$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V

- Chip Complexity: 72 FETs or 18 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SOIC-14 D SUFFIX CASE 751A






TSSOP-14 DT SUFFIX CASE 948G





SOEIAJ-14 M SUFFIX CASE 965



A = Assembly Location

L, WL = Wafer Lot
Y, YY = Year
WW, W = Work Week
G or ■ = Pb-Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.




Figure 1. Logic Diagram




Figure 2. Pinout: 14-Lead Packages (Top View)

FUNCTION TABLE

Inp	Output	
Α	В	Y
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74VHCT132ADR2G	SOIC-14 (Pb-Free)	2500 Tape & Reel
MC74VHCT132ADTRG	TSSOP-14*	2500 Tape & Reel
MC74VHCT132AMG	SOEIAJ-14 (Pb-Free)	50 Units / Rail
MC74VHCT132AMELG	SOEIAJ-14 (Pb-Free)	2000 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}This package is inherently Pb-Free.

MAXIMUM RATINGS

Symbol	Paramete	r	Value	Unit
V _{CC}	DC Supply Voltage		- 0.5 to + 7.0	V
V _{in}	DC Input Voltage		- 0.5 to + 7.0	V
V _{out}	DC Output Voltage		$-$ 0.5 to V_{CC} + 0.5	V
I _{IK}	Input Diode Current		- 20	mA
I _{OK}	Output Diode Current		± 20	mA
l _{out}	DC Output Current, per Pin		± 25	mA
I _{CC}	DC Supply Current, V _{CC} and G	ND Pins	± 50	mA
P_{D}	Power Dissipation in Still Air,	SOIC Packages†	500	mW
		TSSOP Package†	450	
T _{stg}	Storage Temperature		- 65 to + 150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

†Derating - SOIC Packages: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	4.5	5.5	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	- 40	+ 85	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	1	Γ _A = 25°()	T _A ≤	85°C	T _A ≤ 1	125°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{T+}	Positive Threshold Voltage		3.0 4.5 5.5			1.7 2.0 2.0		1.6 2.0 2.0		1.6 2.0 2.0	V
V _{T-}	Negative Threshold Voltage		3.0 4.5 6.0	0.35 0.5 0.6			0.35 0.5 0.6		0.35 0.5 0.6		V
V _H	Hysteresis Voltage		3.0 4.5 5.5	0.30 0.40 0.50		1.20 1.40 1.60	0.30 0.40 0.50	1.20 1.40 1.60	0.30 0.40 0.50	1.20 1.40 1.60	V
V _{OH}	Minimum High-Level Output Voltage I _{OH} = -50μA	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu A$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
		I _{OH} = - 4mA I _{OH} = - 8mA	4.5 5.5	2.58 3.94			2.48 3.80		2.34 3.66		
V _{OL}	Maximum Low-Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $I_{OL} = 50\mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		I _{OL} = 4mA I _{OL} = 8mA	4.5 5.5			0.36 0.36		0.44 0.44		0.52 0.52	
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5V or GND	0 to 5.5			± 0.1		± 1.0		± 1.0	μА
Icc	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5			2.0		20		40	μА
I _{CCT}	Quiescent Supply Current	Input: V _{IN} = 3.4V	5.5			1.35		1.50		1.65	mA
I _{OPD}	Output Leakage Current	V _{OUT} = 5.5V	0.0			0.5		5.0		10	μА

AC ELECTRICAL CHARACTERISTICS (Input t_r = t_f = 3.0ns)

				Т	A = 25°	С	T _A = -	- 40 to ∘C	T _A ≤ 1	125°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A or B to \overline{Y}	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15pF C _L = 50pF		7.6 10.1	11.9 15.4	1.0 1.0	14.0 17.5		16.5 20.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		4.9 6.4	7.7 9.7	1.0 1.0	9.0 11.0		11.0 13.0	
C _{in}	Maximum Input Capacitance				4	10		10		10	pF

		Typical @ 25°C, V _{CC} = 5.0 V		Ī
C_{PD}	Power Dissipation Capacitance (Note 1)	16	pF	l

^{1.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/4 (per gate). C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ns}$, $C_L = 50 \text{pF}$, $V_{CC} = 5.0 \text{ V}$)

		T _A = 25°C		
Symbol	Characteristic	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.3	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	- 0.3	- 0.8	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V






Figure 3. Switching Waveforms



*Includes all probe and jig capacitance

Figure 4. Test Circuit

(a) A Schmitt-Trigger Squares Up Inputs With Slow Rise and Fall Times



(b) A Schmitt-Trigger Offers Maximum Noise Immunity





Figure 5. Typical Schmitt-Trigger Applications

PACKAGE DIMENSIONS

SOIC-14 **D SUFFIX** CASE 751A-03 **ISSUE J**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.


 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050	BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
М	0 °	7°	0 °	7°	
Р	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

SOLDERING FOOTPRINT



PACKAGE DIMENSIONS

TSSOP-14 **DT SUFFIX** CASE 948G-01 **ISSUE B**



NOTES:

- JIES:


 1. DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD
 FLASH, PROTRUSIONS OR GATE BURRS.
 MOLD FLASH OR GATE BURRS SHALL NOT
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMII IM MATERIAL DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
Κ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
M	0 °	8 °	0°	8 °	

SOLDERING FOOTPRINT



PACKAGE DIMENSIONS

SOEIAJ-14 **M SUFFIX** CASE 965-01 **ISSUE B**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- B. DIMENSIONS D AND E DO NOT INCLUDE
 MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- (U.U.D) PER SIDE.

 1. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
 TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
С	0.10	0.20	0.004	0.008	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0 °	10°	0°	10°	
Q_1	0.70	0.90	0.028	0.035	
Z		1.42		0.056	

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative