#### MC9300/MC8300 series

V<sub>CC</sub> = PIN 16 GND=PIN 8

c 0

ā

-012 03

-011 03

### MC9300L\* MC8300L,P\*

UNIVERSAL **4-BIT SHIFT REGISTER** 



#### **INPUT and OUTPUT LOADING FACTORS** with respect to MTTL and MDTL families

FAMILY	MC9300 INPUT LOADING FACTOR	MC9300 OUTPUT LOADING FACTOR	FAMILY	MC8300 INPUT LOADING FACTOR	MC8300 OUTPUT LOADING FACTOR
MC9300	1.0	6	MC8300	1.0	6
MC500	1.06	6.4	MC400	1.0	5.45
MC2100	0.7	4.25	MC2000	0.6	4.5
MC3100	0.7	3.6	MC3000	0.7	4.25
MC4300	1.0	4.65	MC4000	1.0	5.3
MC5400	1.0	4.65	MC7400	1.0	5.3
MC930 **	Fan-Out = 2 (6.0 k ohm pullup)	5.6	MC830**	Fan-Out = 2 (6.0 k ohm pullup)	6.1
	Fan-Out = 8 (2.0 k ohm pullup)			Fan-Out = 8 (2.0 k ohm pullup)	

\*\* Due to logic "1" state drive limitations of the MDTL family.

## MC9300, MC8300 (continued)

	lest procedures are snown tor dniy one	only c				Line Line	Dot D	00								i												
parallel data input. Uther parallel data	utner par	allel d	ata		~	2 DP0 DP2 00 15	CADE	00 15	Ŷ							ـــــ		9	F	TEST CURRENT/VOLTAGE VALUE	RENT/	/OLTA	BE VA	LUE				
Further, test procedures are shown for only	is are show	n for or	2		1	7		01 14	Ŷ							L		mA					N	Volts				
one output. Complete testing according to	testing act	ording	5		010	Clock		02 13 0	Ŷ					-	@ Test Temperature		10110	1012	HO			HIN	VF V	VR VCC	C VCCL	L VCCH	Ŧ	
INE LUICINGIA IEN DI	agram.				e	2		03 12 0	9						9		9.6 7	7.44 -0	-0.36	- 0.80		2.0 0		4.5 -	4.5	_		
					,			<u>ā</u> 3	Ŷ				W	MC9300	~		9.6 7	7.44 -0	-0.36	-10 0.90	-	1.7	0.4 4	4.5 5.0	0 4.5	5.5		
							MR								+12	+125°C	9.6 7	7.44 -0	-0.36	- 0.80		1.4	0.4 4	4.5 -	4.5	5.5		
							-								~	ູ ວິ	9.6	8.5	-0.36	- 0.85	-	1.9 0	0.45 4	4.5	4.75	5.25	r-	
					ļ		1						N	MC8300	~	+25°C	9.6	8.5 -0	-0.36	-10 0.85		1.8	0.45 4	4.5 5.0	0 4.75	5.25	_	
		ſ					2	ß			ľ		d		-		1	-		- 0.85		+	0.45 4	4.5	4.75	5.25	<b>–</b>	
	-	-			N	MC9300 Test Limits	Test L	imits				AC830	MC8300 Test Limits	imits			-	EST CL	IRREN	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW	AGE AP	PLIED	TO PIN	S LISTE	D BELC	:MC	_	
		-	Under	-55°C	0	+25°C		+125°C		9	0°C	+25°C	Do.	+75°C	C		F	-	F		0.000	-		-	-	-	Pulse	
Characteristic	SV	Symbol	-	Min	Max N	Min M	Max M	Min Max	x Unit	Min	Max	Min	Max	Min	Max L	Unit I	1011 10	1012	HOI	ID VIL	-	VIH N	VF V	VR VCC	C VCCL	L VCCH		Gnd
Input Forward Current -	MR	le1		- 1	-1.6	1	-1.6	1.6	5 mAdo	1	-1.6	1	-1.6	1	-1.6 m	mAde	. 1			-				1	1	16	1	60
			2	ł	-	-			_	1	-	1	_	1	_	_	1	1	1	-		1	2	 	I	-	1	- 1
	IX.		. m	1		I		1	-	1		1		1	_		1	1	1	6		4	3		1		-	
	Dp0	_	4	1		1	-	-	-	I		1		1	+		1	1	1	6	1	1	-	  	1		1	
	E E		6	1	-3.68		-3.68	3.68	00	T	-3.68	- (	-3.68	1	-3.68		1	1	1	1		1	0	 	1		1	
	Clock		10	1	-6.4	1		-6.4	-	1	-6.4	I	-6.4	1	-6.4	+	ī.	1	1	1	Ĺ	-		 	1	-	1	•
	MR	1F2	1	1	-1.24	1	-1.24 -	1.24	4 mAdc	1	-1.41	1	-1.41	T.	-1.41 m	mAdc	1	1	1	'	-	+		1	16	Ŧ	1	80
	P		2	i		1	-	1	-	L	-	1	_	k	-	_	1	-	1			-	2	1	-	Т	ł	-
	IX	-	3	۱		1		1		1	_	9	-	ł			1	1	- 0	6	-		3	1		1	-	
	Dpg	-	4	1	-	1	-	-		1	-	ì	+	1	+			1	1	6		-	4	1	_	1	1	
	PE		6	-	-2.85	-2-	-2.85	2.85	2	10	-3.24	I,	-3.24	1	-3.24		1	1	1	1	-	-	÷	1		1	3	_
	Clock	5	10	4		4	-4.95	4.95	1	4	-5.65		-5.65	1	-5.65	-	i.	1	1	1			10	1	-	1	1	-
Leakage Current -	MR	H	1	1	- 09	9	- 09	- 60	µAdc	1	60	1	60	1	60 #	µAdc		1	1	1		Y	-	-	1	16	1	80
	٦		2	1	-	1	_	-	-	1	-	3	_	Ĵ,	_		1	4	-	6				1	1	Ţ	1	_
	IХ		3	1		1	1	-		1		ł	ļ	Ŧ	-	_	1	1	1	6			1	1 ო	1	_	1	
	DPO		4	1		1	-	•	-	1	-	1	+	1	+		1	1	1	1	-		1	4	I		I	
	12		6	-	140	+	140	140		1	140	1	140	i	140		1	1	1 T	1	-	1	,	6	l	-	-	-
	Clock		10	1	240	- 2	240 -	240	1	Ţ.	240	Ţ	240	£	240	-	E	1	1	1	1	-	1	10 -	1		-	-
Clamp Voltage -	MR	VD VD	1	1	1	5	-1.5	-	Vdc	1	-t-	1	-1.5	E	-	Vdc	-E	4	-	1		1	1	1	16	-	1	80
	7		2	1	1	1	-	-	-	Ţ.	Ţ	1	_	1	ī.	_	1		- 3	1		1	1	1	-	I	1	_
	ıΥ		m	1	1	1				ł	4	ï		ī	(	_	1	<u> </u>	3	1	<u>6</u>	1	1	1	_	1	1	
	DPO		4	I	<u>,</u>	1	1	1	-	1	1	1	1	I.	ĩ		1		4			1	ĩ	1		1	1	
	PE		6	1		-	-		-	L	ţ	(		1	1.		r		0	U.	-	-	1	1	+	1 -	I	*
	Clock		10	-	1		'	1	-	1	ĩ	î	-	1	X	-	1		10	1	-		T	1	-	'	'	•
Output Output Voltage	>	VOL	12	1	0.4	0	0.4	0.4	Vdc	Ĭ	0.45	Ĵ.	0.45	1		-	12	-	- 1	4,5,6,7,9		T	1	1	1	16	-	00
			12	-	0.4	-	0.4 -	0.4	Vdc	T	0.45	1	0.45	1	0.45 V	Vdc	1	12	1	4,5,6,7,9	7,9	,	X	1	16	1	1	00
	~	NOH	11 2	2.4	- 2.	2.4	- 2.4	4 -	Vdc	2.4	ŀ	2.4	1	2.4	>	Vdc	1	-	- 11	4,5,6,7,9		1	1	1	16	1	-	80
Power Requirements (Total Device) Power Supply Drain	-	la	16	1	-	1	- 12	1	mAdc	1	(	1	80	j	1	mAdc				1			1	1	)	16	1	100
		1				$\left  \right $															-	1	1					

VIL 100 ns min



### SWITCHING TIME TEST PROCEDURES ( $T_A = 25^{\circ}C$ )

		PIN				INPUT				OUTPUT		VA	LUE	
		UNDER	Pin 1	Pin 2	Pin 3	Pins 4, 5, 6	Pin 7	Pin 9	Pin 10	Pin 12				
TEST	SYMBOL	TEST	MR	J	κ	DP0, DP1, DP2	DP3	PE	Clock	Q3	Min	Тур	Max	Unit
Turn-Off Delay, Clock to Q3	<sup>t</sup> pd+	10,12	2.4 V	2.4 V	Gnd	2.4 V	2.4 V	2.4 V	Α	В	-	18	35	ns
Turn-On Delay, Clock to Q3	<sup>t</sup> pd-	10,12	2.4 V	2.4 V	Gnd	2.4 V	2.4 V	2.4 V	Α	В	-	25	45	ns
Maximum Shift Rate	f <sub>sr</sub>	12	2.4 V	2.4 V	Gnd	2.4 V	2.4 V	2.4 V	A	В	15	25	-	MHz
Minimum Clock Pulse Width	PW			Tes	ted du	ing each of the a	bove te	sts.			-	13	35	ns
Minimum Data Input Setup Time (Serial or Parallel Inputs)	<sup>t</sup> Setup ''1'' <sup>t</sup> Setup ''0''		F	2.4 V	Gnd	2.4 V	с	Gnd	D	Е 🛈	-	14	35	ns
Maximum Data Input Hold Time (Serial or Parallel Inputs)	<sup>t</sup> Hold "1" <sup>t</sup> Hold "0"	7,12	F	2.4 V	Gnd	2.4 V	с	Gnd	D	E (2)	0	16	-	ns
Minimum Recovery Time, MR Input	<sup>t</sup> rec			<b>.</b>							-	19	30	ns
Minimum MR Pulse Width	PW			i estea d	Juring I	Data Input tSetup	and t <sub>h</sub>	lold te	sts.		-	15	30	ns
Turn-On Delay, MR to Q3	<sup>t</sup> pd-	1,12	F	2.4 V	Gnd	2.4 V	2.4 V	Gnd	D	E	-	29	45	ns
Minimum PE Input Setup Time	<sup>t</sup> Setup "1" <sup>t</sup> Setup "0"	9,10	2.4 V	Gnd	Gnd	2.4 V	2.4 V	G	н	0 L	-	22	45	ns
Maximum PE Input Hold Time	<sup>t</sup> Hold ''1'' <sup>t</sup> Hold ''0''	9,10	2.4 V	Gnd	Gnd	2.4 V	2.4 V	G	н	J (2)	10	18	-	ns

# (Letters shown in test columns refer to waveforms.)

① Output toggles. ② Output does not toggle.



VOLTAGE WAVEFORMS

#### FUNCTIONAL DESCRIPTION

- 1. J and  $\overline{K}$  inputs are made available on the first flip-flop of the register to provide full input logic capability without restrictions other than setup and release times. The simpler D type input can be obtained by wiring the J and  $\overline{K}$  inputs together.
- 2. Parallel data inputs are provided to each stage of the register. These inputs are enabled only when the Parallel Enable is low. Information is transferred to the register on the positive transition of the clock. This information is shifted to the right on the next positive transition of the clock if the Parallel Enable is high. Shift left operation is achieved by driving the parallel inputs with the Q outputs of the right-adjacent stage. For this operation the Parallel Enable must be low.
- 3. An internal clock buffer has been included to reduce clock input loading, allowing the clock input of the register to be driven by a single gate.
- 4. The true output is provided for all stages; the complementary output is also provided for the last stage.
- 5. The master asynchronous reset input will clear the register independent of the conditions of the other inputs.



