

DUAL FULL ADDER


MC9300/MC8300 series

MC9304L* MC8304L,P*


ADDER 1

INPUT			OUTPUT		
C _{in1}	B1	A1	C _{out1}	S ₁	S ₁
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	1

This device consists of two independent, high-speed, binary full adders, with complementary Sum outputs. Adder two has provisions for both active high and active low inputs. Carry In and Carry Out of adder two are complementary to those of adder one. These choices provide greater design flexibility and minimum package count.



FULL ADDER 1



FULL ADDER 2

ADDER 2

INPUT					OUTPUT		
C _{in 2}	B2	A2	B2	A2	C _{out 2}	S2	S2
0	0	0	0	0	1	1	0
0	0	0	0	1	1	0	1
0	0	0	1	0	1	0	1
0	0	0	1	1	0	1	0
0	0	1	0	0	1	1	0
0	0	1	0	1	1	1	0
0	0	1	1	0	1	0	1
0	0	1	1	1	1	0	1
0	1	0	0	0	1	1	0
0	1	0	0	1	1	0	1
0	1	0	1	0	1	1	0
0	1	0	1	1	1	0	1
0	1	1	0	0	1	1	0
0	1	1	0	1	1	1	0
0	1	1	1	0	1	1	0
0	1	1	1	1	1	0	1
1	0	0	0	0	1	0	1
1	0	0	0	1	0	1	0
1	0	0	1	0	0	1	0
1	0	0	1	1	0	0	1
1	0	1	0	0	1	0	1
1	0	1	0	1	1	0	1
1	0	1	1	0	1	0	1
1	0	1	1	1	0	1	0
1	1	0	0	0	1	0	1
1	1	0	0	1	0	1	0
1	1	0	1	0	1	0	1
1	1	0	1	1	0	1	0
1	1	1	0	0	1	0	1
1	1	1	0	1	1	0	1
1	1	1	1	0	1	0	1
1	1	1	1	1	0	0	1

Input Loading Factors:

Adder 1: A1, B1, C_{in1} = 4

Adder 2: A2, B2, C_{in2} = 4

A2, B2 = 1

Output Loading Factors:

Adder 1: C_{out1} = 7

S₁ = 10

S₁ = 9

Adder 2: C_{out2} = 7

S₂ = 9

S₂ = 10

Total Power Dissipation = 110 mW typ/pkg

TYPICAL PROPAGATION DELAY TIMES (ns)


T_A = 25°C

INPUT	t _{pd-}		t _{pd+}	
	C _{out}	S	C _{out}	S
C _{in}	8.0	—	8.0	—
A1	—	25	—	28

* L suffix = 16-pin dual in-line ceramic package (Case 620).
P suffix = 16-pin dual in-line plastic package (Case 612).

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one adder. The other adder is tested in the same manner. Output tests are shown for only one set of input conditions. To complete testing, sequence through all input combinations according to the appropriate truth table.




MC9304, MC8304 (continued)

Characteristic		TEST CURRENT / VOLTAGE VALUES											
		mA						Volts					
		I _{OL1}	I _{OL2}	I _{OL3}	I _{OL4}	I _{OL5}	I _{OL6}	V _{IL}	V _{IN}	V _F	V _R	V _{CC}	V _{max}
Input	Forward Current	1	12	13	14	15	16	1	12	13	14	15	16
		1	12	13	14	15	16	1	12	13	14	15	16
		1	12	13	14	15	16	1	12	13	14	15	16
		1	12	13	14	15	16	1	12	13	14	15	16
Leakage Current	I _{IL}	1	12	13	14	15	16	1	12	13	14	15	16
		1	12	13	14	15	16	1	12	13	14	15	16
		1	12	13	14	15	16	1	12	13	14	15	16
		1	12	13	14	15	16	1	12	13	14	15	16
Clamp Voltage	V _D	1	12	13	14	15	16	1	12	13	14	15	16
		1	12	13	14	15	16	1	12	13	14	15	16
		1	12	13	14	15	16	1	12	13	14	15	16
		1	12	13	14	15	16	1	12	13	14	15	16
Output	Output Voltage	9	10	11	12	13	14	9	10	11	12	13	14
		9	10	11	12	13	14	9	10	11	12	13	14
		9	10	11	12	13	14	9	10	11	12	13	14
		9	10	11	12	13	14	9	10	11	12	13	14
Power Requirements	Power Supply Drain	9	10	11	12	13	14	9	10	11	12	13	14
		9	10	11	12	13	14	9	10	11	12	13	14
		9	10	11	12	13	14	9	10	11	12	13	14
		9	10	11	12	13	14	9	10	11	12	13	14
Switching Parameters	Turn-On Delay	4/5	14/9	4/5	14/9	4/5	14/9	4	5	14	9	4	5
		4/5	14/9	4/5	14/9	4/5	14/9	4	5	14	9	4	5
		4/5	14/9	4/5	14/9	4/5	14/9	4	5	14	9	4	5
		4/5	14/9	4/5	14/9	4/5	14/9	4	5	14	9	4	5

MC9304, MC8304 (continued)

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



MC9304, MC8304 (continued)

This full adder is constructed using high and low level gates interconnected as shown by the logic diagram.






FIGURE 1 – FUNCTION BLOCK DIAGRAM

