
DUAL FULL ADDER

MC9304L* MC8304L,P*

ADDER 1

	NPUT		OL	JTPUT	
C _{in1}	B1	A1	Cout1	Ī1	S1
0	0	0	1	1	0
0	0	1	1	0	1
0	1 1	0	1	0	1
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	Ιo	Ιo	1

This device consists of two independent, high-speed, binary full adders, with complementary Sum outputs. Adder two has provisions for both active high and active low inputs. Carry In and Carry Out of adder two are complementary to those of adder one. These choices provide greater design flexibility and minimum package count.



Input Loading Factors:

Adder 1: A1, B1, $C_{in1} = 4$ Adder 2: $\overline{A2}$, $\overline{B2}$, $\overline{C_{in2}} = 4$ A2, B2 = 1

Output Loading Factors:

Adder 1: Cout1 = 7 S1 = 10

\$1 = 9

Adder 2: C_{out2} = 7 S2 = 9

\$2 = 10

Total Power Dissipation = 110 mW typ/pkg

TYPICAL PROPAGATION DELAY TIMES (ns) $T_A = 25^{\circ}C$

	t _p	d-	tpo	i +
INPUT	Cout	Š	Cout	Ī
C _{in}	8.0	_	8.0	-
A1	_	25	_	28

ADDER 2

	ı	NPUT			OL	JTPUT	. '
Cin 2	B2	A2	Ē2	Ā2	Cout 2	S2	Š2
0	0	0	0	0	1	1	0
0	0	0	0	1	1	0	1
0	0	0	1	0	1	0	1
0 0 0 0 0	0	0	1	1	0	1	0
0	0	1	0	0	1	1	0
0	0	1	0	1	1	1	0
0	0	1	1	0	1	0	1
0	0	1	1	1	1	0	1
0 0 0 0	1	0	0	0	1	1	0
0	1	0	0	1	1	0	1
0	1	0	1	0	1	1	0
	_ 1	0	1	1	1	0	1
0 0 0	1	1	0	0	1	1	0
0	1	1	0	1	1	1	0
0	1	1	1	0	1	1	0
	1	1	1	_1_	1	1	0
1 1	0	0	0	0	1	0	1
1 1	0	0	0	1	0	1	0
	0	0	1	0	0	1	0
1	0		1	1	0	0	1
1	0	0 1 1	0	0	1	0	1
1	0	1	0	1	1	0	1
1	0		1	0	0	1	0
1	0	1	1	11	0	1	0
1	1	0	0	0	1	0	1
1	1	0	0	1	0	1	0
1	1	٥	1	0	1	0	1
	1	0	1	1	0	1	0_
	1	1	0	0		0 0	1
;	1		0	1	1	0	1
1 1	1	1 1	1	0	1	0	1
							

L suffix = 16-pin dual in-line ceramic package (Case 620).


P suffix = 16-pin dual in-line plastic package (Case 612).

MC9304, MC8304 (continued)

ELECTRICAL CHARACTERISTICS Test procedures are shown for only one adder. The other adder is tested in the same manner. Output tests are shown for only one set of input conditions. To complete testing, sequence through all input combinations according to the appropriate truth table.

						4	Ę.	0	9																							
							App	FB						_				,				TEST	CURRE	NT / VOLTAGE	VALUE	S						
				7	4	6	3												mA								Volts					
				- ;	9)(7		Ī			-	empera					-			lon2	-OH3	٥_	VR	>	>"	>"	>0		\ Y 20		
				- +	, ,		82	ICO	6	_			_		6.0 14						-1.08	-0.84		0.85	2.0	0.40	4.5	5.0		5.5		
				ť							-	WC9304		25°C	6.0 14	.4 11	2 12.	4 11.2			-1.08	-0.84	-10	0.85	1.7	0.40	4.5	5.0	\vdash	-	2.4	
				12	1		oCin.	2 S	٦	0			Ŧ.	25°C	6.0 14	4 11	2 12.	4 11.			-1.08	-0.84	1	0.85	4. 1.	0.40		5.0	+	-	1	
												MC8304		25°C	6.0	4 4	2 14	1 12	9.82		-1.08	6.8	-10	6.0	1.8	+	Ш	5.0	+		2.4	
	id		MCS	304 Te	st Limi	÷	П			MC830	4 Test	imits								1	i Cir	ZENT/	OLTAGI	APPLIED TO	PINS	STED		3	4			_
Symbol		, i	5°C Max	+25 Min	-	+12 Min	Max	Win	×e		×		×		100				0,0	- LHO	lon2		-9	>"	>	>"	>	>	-			- Peg
I _{F1}			4.9.1.1.6. 4.4.0.4.4.0.4.4.4.4.4.4.4.4.4.4.4.4.4.	11111	44.004		44.09.1.1.0		4 4 9 9 1 1 9 9 4 9 9 4 9 9 4 9 9 9 9 9	,,,,,	-6.4 -1.6 -4.6 -4.6	11111					2		, (1111)	11111	11117	11171				12 13 14 15	2,3,4,12,13,14,15 1,2,3,4,13,14,15 1,2,3,4,12,14,15 1,2,3,4,12,13,15					
IF2	1 2 2 4 1 5 1	, in i	4.96 1.24 1.24 4.96		-4.96 -1.24 -1.24 -4.96	gini	-4.96 -1.24 -1.24 -4.96	11111	-5.64 -1.41 -1.41 -5.64		5.64	11111		- Adc	11.11.1			1, 1 1 1 1								12 12 12 12 12 12 12 12 12 12 12 12 12 1	2,3,4,12,13,14,15 1,2,3,4,13,14,15 1,2,3,4,12,14,15 1,2,3,4,12,13,15 1,2,3,4,12,13,15		16			ω
T.	121111111111111111111111111111111111111	Titte	240 240 60 60 240	irir	240 240 60 60 240		240 240 60 60 240		240 60 60 240		240 60 60 240 240	11111		- Adc	in in		[d s 1 1 1 d	1111	,	,,,,,,	31111				1.3 1 1 1		12 13 14 14 15			97	301.101	2,3,4,8,12,13,14,15 1,2,3,4,8,13,14,15 1,2,3,4,8,12,14,15 1,2,3,4,8,12,13,15 1,2,3,4,8,12,13,15
v _D	12 13 14 15	بنبذر	ri i i i	(117)	-1.5	, er eige			14111	rejiri	-1.5		Λ	Vdc •	4,111		71111					01111	-2222		3,4144		,,,,,			16		ω
лол	9 10 110 110	· i i i i i i i	4		4.0		4.	COLUMN	0.45		0.45		24	, dc	611111		111611	1 1 1 1 01 1				a jeren		1,12,13,14,15 12,13,14,15 12,13,14 1,12,13,14,15 12,13,14,15 12,13,14,15			211111		1 1 1 9	91 1 1		œ <u> </u>
МО	e 811	4.5	di i	4.—		4.—	,	4.—		4				Vdc				er e	111	611	. 61	=		12,13,14,15 1,12,13,14,15 1,12,13,14,15					16	1 1 1	1,11	ω
Qd.	16	- 1	1	- 1	45	- 1		- 6			20		· ii	Adc		,	'		1	- 1		85,0	1.		1.			16		•		8
											· ·	. ,			Pulse I	-	ulse Ou	-							1		1	,				
t pd- 1		1	1	,	13	,	,	,	!	٠,		1		ns	4		so.		,	-	1 4				,	,		16	•	1	1,2,12	3,8,13,15
tpd-2	-		,		-				-		\dashv	,	-	su	14		6	•	-	1						,	1	16	•	'	1,2,12	3,8,13,15
t pd+1	4/5	1, 1	1 1		13	,	r	,	,	,	_	,	-	ns	4		2	•	'		,									_		3.8.13.15
Characteristic Input Forward Current Leakage Current Champ Voltage Output Voltage Output Voltage Trurn-On Delay Trurn-On Delay Trurn-On Delay		Symbol 1,F1 1,F1 1,F2 V V V V V V V V V V V V V	Symbol Under Min Pin Pin Pin Pin Pin Pin Pin Pin Pin P	Symbol Under Min Min Symbol Under Min Min Min Symbol Under Min Min Min Symbol Under Min	Symbol Under Symbol Under Symbol Under Symbol Under Symbol Test Min Market Symbol Test Market Symbol Te	14 - 14 - 15 - 15 - 15 - 15 - 15 - 15 -	Symbol Under Min Max Min Max Min Miss Min Miss Min Max	Symbol Test Min Max Mi	14 Cin 1 Symbol Under Cin 1 Symbol Under Cin 1 Symbol Cin 1 Symbol	Pin ADDER 2 14 ADDER 2 15 ADDER 2 15 ADDER 2 15 ADDER 2 15 ADDER 3 ADD	14 ADDER 2 14 ADDER 2 15 ADDER 2 15 ADDER 2 15 ADDER 2 ADDER 2 ADDER 3 ADDER 3	14 ADDER 2 11 11 12 12 13 14 ADDER 2 11 15 ADDER 2 11 15 ADDER 2 11 15 ADDER 2 ADDER 3 ADDER 3	14 ADDER 2 11 12 ADDER 2 11 13 15 ADDER 2 ADDER 2	14 ADDER 2 14 ADDER 2 15 ADDER 2 ADDER 3 ADDE	14 ADDER 2 11 Temperature 13 14 ADDER 2 11 Temperature 13 15 ADDER 2 12 ADDER 3 ADDER 4 ADDER 4 ADDER 4 ADDER 5 ADDER 5 ADDER 6 ADDER	14 ADDER 2 14 ADDER 2 15 ADDER 2 15 ADDER 3 ADDER 4 ADDER 4 ADDER 4 ADDER 4 ADDER 5 ADDER 5 ADDER 6 ADDE	14 ADDER 2 ADDER 2 ADDER 3 ADDER 3 ADDER 4 ADDER 4 ADDER 5 ADDER 5	14 ADDER 2 ADDER 3 ADDER 4 ADDER 4 ADDER 4 ADDER 5 ADDER 5	14 15 16 16 17 18 18 18 18 18 18 18	14 ADDER 2 ADDER 2 ADDER 2 ADDER 3 ADDER 4 ADDER 4 ADDER 4 ADDER 5 ADDER 5	14 ADDER 2 ADDER 2 ADDER 3 ADDER 4 ADDER 5 ADDER 5	14 ADDER 2 ADDER 2 ADDER 3 ADDER 4 ADDER 5 ADDER 5	The color of the	14 C C C C C C C C C C C C C	14 ADDER 2 ADDER 3 ADDER 4 ADDER 5 ADDER 5 ADDER 5 ADDER 6 ADDER 6 ADDER 7 ADDER 7	14 ADDER 2 ADDER 2 ADDER 3 ADDER 4 AST C ADDER 5 A	The color of the	14 A CODE R 2 1 A CODE R 2 A COD	14 A COE 2 A COE 2 A COE 3 A COE 4 A A A A A A A A A	The control of the	4 — Chris 2 — 4 — Chris 2 — 4 — Chris 2 — 6 — 1	The control of the


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



o Vcc } \$4 k **∮**120 This full adder is constructed 1.25 k Н $\ddagger \text{Diodes}$ used only when inputs are connected to external points.

TYPICAL HIGH-LEVEL "AND-OR-INVERT" GATE

using high and low level gates interconnected as shown by the logic diagram.






FIGURE 1 - FUNCTION BLOCK DIAGRAM

