


MC9316, MC8316 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one input and one output. Test other inputs and outputs in a similar manner according to the truth table.




Characteristic	Symbol	Pin Under Test	MC9316 Test Limits						MC8316 Test Limits						TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:															
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		+55°C		mA		Volts											
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	IOL1	IOL2	IOH	ID	VIL	VIH	VF	VR	VCC	VCCL	VCCH			
Input Forward Current	IF	1	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-	-	-	-	-	-	-	-	-	-	-	-		
		2	-3.2	-	-3.2	-	-3.2	-	-3.2	-	-3.2	-	-3.2	-	-3.2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
		3	-1.07	-	-1.07	-	-1.07	-	-1.07	-	-1.07	-	-1.07	-	-1.07	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Leakage Current	IR	1	60	-	60	-	60	-	60	-	60	-	60	-	60	-	-	-	-	-	-	-	-	-	-	-	-	-		
		2	120	-	120	-	120	-	120	-	120	-	120	-	120	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
		3	40	-	40	-	40	-	40	-	40	-	40	-	40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Clamp Voltage	VD	1	-	-	-1.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
		11	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
		11	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Output Voltage	VOL1	11	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	-	-	-	-	-	-	-	-	-	-	-	-		
		11	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
		11	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	0.40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
VOH	11	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
	11	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
	11	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Power Requirements (Total Device)	Power Supply Drain Current	16	-	-	75	-	-	-	75	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
		2,14	-	-	30	-	-	-	30	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		2,14	-	-	35	-	-	-	35	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Switching Parameters	Turn-On Delay - Q	2,15	-	-	40	-	-	-	40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
		2,15	-	-	40	-	-	-	40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		2,15	-	-	60	-	-	-	60	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Power Requirements (Total Device)	Power Supply Drain Current	16	-	-	75	-	-	-	75	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
		2,14	-	-	30	-	-	-	30	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		2,14	-	-	35	-	-	-	35	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Switching Parameters	Turn-On Delay - Q	2,14	-	-	30	-	-	-	30	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		2,14	-	-	35	-	-	-	35	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		2,15	-	-	40	-	-	-	40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Switching Parameters	Turn-Off Delay - TC	2,15	-	-	40	-	-	-	40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		2,15	-	-	40	-	-	-	40	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		2,15	-	-	60	-	-	-	60	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

*Apply after potentials have been applied to other pins. VR (Hold) Gnd ≥50 ns

MC9316, MC8316 (continued)

TIMING DIAGRAM




NOTES

- The Clock pulse must be in the high state during the high to low transition of C_{ET} and C_{EP} , and the low to high transition of \overline{PE} for correct logic operation.
- Pin conditions reflected on timing diagram for tests at time specified:
 - t0: Parallel (P) inputs high, \overline{PE} low, asynchronous Master Reset (\overline{MR}) pulsed; Q outputs make transition from high to low.
 - t1: Measure both V_{OL1} and V_{OL2} on Q0, Q1, Q2, Q3 and TC before Clock goes high.
 - t2: Clock has been pulsed, Q outputs are high; measure V_{OH} .
 - t3: Clock is in high state while transitions of \overline{PE} and C_{ET} occur (necessary condition). Parallel entry is now inhibited, P inputs are at the low level.
 - t4: Count enable (C_{ET}) is at the low level (disabled), count cannot occur; check Q outputs to see that they remain at the low level.
 - t5: C_{ET} is set to a high level and C_{EP} is set at the low level while the Clock is high.
 - t6: Check Q outputs to see that count is disabled, outputs remain low.
 - t7: C_{EP} is set high while Clock is high; count is now enabled.
 - t8: Clock is pulsed, count begins from 0000 to 0001.
 - t9 thru t23: Check Q and TC output states.
 - t24: Outputs go to low state, count begins (0000).

MC9316, MC8316 (continued)

SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



$C_T = 15$ pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

