


**NCSD Applications**

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MC92460 Multichannel HDLC Controller.

The following topics are addressed:

<b>Topic</b>	<b>Page</b>
Section 1.1, "Features"	2
Section 1.2, "Electrical and Thermal Characteristics"	4
Section 1.2.1, "DC Electrical Characteristics"	4
Section 1.2.2, "Thermal Characteristics"	6
Section 1.2.3, "Power Considerations"	6
Section 1.2.4, "Power Dissipation"	6
Section 1.2.5, "AC Specifications"	7
Section 1.2.5.1, "SYSCLK Timing"	7
Section 1.2.5.2, "EXCLK Timing"	7
Section 1.2.5.3, "AC Timing"	8
Section 1.3, "Pinout"	11

Figure 1 shows a block diagram of the MC92460.



**Figure 1. MC92460 Block Diagram**

## 1.1 Features

The following is an overview of the MC92460 feature set:

- Channels
  - 40 full-duplex HDLC channels
  - Programmable channel assignment (any logical channel to any signal)
  - Each channel has a default of 64 buffer descriptors (Rx and Tx) but the number of buffer descriptors per channel is configurable
- Controllers
  - Maximum throughput of 1919 Mbps; individual controllers operate up to 66.7 Mbps
  - All communication controllers operate asynchronously
  - Programmable frame size (maximum 65,535 bytes)
  - Transparent memory access with internal memory controller
- 60x Bus
  - MC92460 directly connects with a 64-bit data and 32-bit address 60x bus
  - Supports 66.7 MHz 60x bus speed, with aggregate bandwidth of up to 1919 Mbps depending

- on the type of main memory used
- Up to four MC92460's may be connected in parallel on the 60x bus
- Bus supports multiple master design
- Communication Buffers
  - Data Buffer
    - 256 Kbits on-chip memory for data buffers
    - 256 Kbit communication buffer can store up to 819 bytes per frame.
    - 80 channel virtual DMA functionality executes between off-chip memory and the communication buffer
  - BD Buffer
    - 32 Kbyte on-chip dual-port RAM for buffer descriptors
    - A total of 4096 buffer descriptors (2048 TxBD and 2048 RxBD)
- JTAG Support
  - Supports the IEEE1149.1 JTAG controller standard
- Power and Clocks
  - Supports single-beat and burst accesses
  - On-chip PLL for baud rate generator (maximum of 66.7 MHz)
  - Separate power supplies for core internal logic (1.8V) and for I/O (3.3V)
- Package
  - 480 pin TPGA, 1.27 mm pitch

## 1.2 Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the MC92460.

### 1.2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MC92460. Table 1 shows the maximum electrical ratings.

**Table 1. Maximum Temperatures and Voltages**

Rating	Symbol	Value Name	Unit
Core supply voltage	VDD	-0.3 – 2.5	V
I/O supply voltage	VDDH	-0.3 – 3.6	V
Input voltage	VIN	GND-0.3 – 3.6	V
Junction temperature	T <sub>j</sub>	120	°C
Storage temperature range	T <sub>STG</sub>	-55 – 150	°C
Ambient temperature	T <sub>A</sub>	-40 – 85	°C

Table 2 lists recommended operational voltage conditions.

**Table 2. Recommended Operating Conditions**

Rating	Symbol	Value	Unit
Core supply voltage	VDD	1.65 – 1.95	V
I/O supply voltage	VDDH	3.15 – 3.465	V
Input voltage	VIN	GND -0.3 – 3.6	V
Junction temperature	T <sub>j</sub>	105	°C

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V<sub>CC</sub>).

Table 3 shows DC electrical characteristics.

**Table 3. DC Electrical Characteristics**

TA=0 to 85°C; VDD=2.0±5% Vdc; VDDH=3.3±5% Vdc; GND=0Vdc; Load Capacitance < 10pF

Characteristics	Conditions	Symbol	Min	Max	Unit
Input high voltage		V <sub>IH</sub>	2.0	3.465	V
Input low voltage		V <sub>IL</sub>	GND	0.8	V
Input leakage current	V <sub>IN</sub> =VDDH	I <sub>IN</sub>	–	10	uA
HIZ leakage current	V <sub>IN</sub> =VDDH, GND	I <sub>OZ</sub>	-10	+10	uA
Signal low input current	V <sub>IL</sub> =0.8V	I <sub>IL</sub>	–	60	uA
Signal high input current	V <sub>IH</sub> =2.0V	I <sub>IH</sub>	–	60	uA
Output high voltage	I <sub>OH</sub> =-7.0mA	V <sub>OH</sub>	2.4	–	V

**Table 3. DC Electrical Characteristics (continued)**

TA=0 to 85°C; VDD=2.0±5% Vdc; VDDH=3.3±5% Vdc; GND=0Vdc; Load Capacitance &lt; 10pF

Output low voltage • BR • BG • ABB • TS • A[0-31] • AP[0-3] • APE • TT[0-4] • TBST • TSIZ[0-2] • GBL • CI • WT • LBCLAIM • BTO • INT • TC[0-1] • AACK • ARTRY • DBG • DBWO • DBB • DH[0-31],DL[0-31] • DP[0-7] • DPE • DBDIS • TA • DRTRY • TEA	$I_{OL}=7.0\text{mA}$	$V_{OL}$	0.4	V
Output low voltage • Rx CLK[0-39] • Tx CLK[0-39] • Tx SD[0-39] • TDO • SBG • SDBG • SBR • SIRQ • CS0 • CS1 • CS2	$I_{OL}=5.0\text{mA}$	$V_{OL}$	0.4	V

## 1.2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

**Table 4. Maximum Temperatures and Voltages**

Characteristics	Symbol	Thermal Resistance Value	Unit	Air Flow
Thermal resistance for 480 TBGA	$\theta_{JA}$	10.48	°C/W	0 LFM
		8.61	°C/W	100 LFM
		7.78	°C/W	200 LFM
		6.89	°C/W	400 LFM
		5.52	°C/W	800 LFM

LFM = Linear Feet per Minute

## 1.2.3 Power Considerations

The average chip-junction temperature,  $T_j$ , can be obtained from the following:

$$T_j = T_A + (P_D \bullet \theta_{JA})$$

where

$\theta_{JA}$  = package thermal resistance, junction to ambient, °C/W

$T_A$  = ambient temperature, °C

Power equations are the following:

$P_D = P_{VDD} + P_{VDDH}$  = chip total power dissipation, W

$P_{VDD} = I_{VDD} \times VDD$  = chip core power, W

$P_{VDDH} = I_{VDDH} \times VDDH$

= user-determined power dissipation on input/output pins, W

## 1.2.4 Power Dissipation

Table 5 describes maximum chip core power dissipation.

**Table 5. Maximum Core Power Dissipation (PVDD)**

VDD(V)	SYSCLK Frequency (MHz)	I <sub>VDD</sub> (mA)	P <sub>VDD</sub> (mW)	P <sub>VDDH</sub> (mW)
1.95	66.7	650	980	920

## 1.2.5 AC Specifications

These AC specifications are target specifications.


### 1.2.5.1 SYSCLK Timing

Table 6 shows the system clock timing.

**Table 6. Clock Timing**

Characteristics	Symbol	Min	Max	Unit
Operation Frequency	f	60.0	66.7	MHz
Clock period		15.0	16.7	nS
Clock pulse width	$t_{CL}, t_{CH}$	7	8	nS
SYSCLK input high voltage	$V_{IHC}$	2.4	3.465	V
SYSCLK input low voltage	$V_{ILC}$	GND	0.4	V
SYSCLK Jitter			$\pm 200$	pS

Figure 2 shows the SYSCLK.



**Figure 2. SYSCLK**


### 1.2.5.2 EXCLK Timing

Table 7 shows the external clock timing.

**Table 7. Clock Timing**

Characteristics	Symbol	Min	Max	Unit
Operation Frequency	f	14.0	16.0	MHz
Clock duty		40	60	%
Clock Pulse width	$t_{CL}, t_{CH}$	25	42.8	nS
EXCLK input high voltage	$V_{IHC}$	2.4	3.465	V
EXCLK input low voltage	$V_{ILC}$	GND	0.4	V
EXCLK Jitter			$\pm 200$	pS


Figure 3 shows the EXCLK.



**Figure 3. EXCLK**


### 1.2.5.3 AC Timing

Figure 4 shows the HDLC external clock with polarity not inverted. All time specifications were measured at expected load capacitance  $C_L=8\text{pF}$ .



**Figure 4. HDLC External Clock**

Figure 5 shows an HDLC internal clock (TxCK/RxCK output mode) whose polarity is not inverted.




**Figure 5. HDLC Internal Clock**

Table 8 shows the AC electrical characteristics. The frequency is 20 MHz.

**Table 8. AC Electrical Characteristics**

Spec Num	Characteristic	Min	Max	Unit
S1	HDLC input- external clock setup time	2		nS
H1	HDLC input -external clock hold time	1		nS
S2	HDLC output- external clock setup time		14	nS
S3	HDLC input- internal clock setup time	12		nS
H3	HDLC input- internal clock hold time	0		nS
S4	HDLC output- internal clock setup time		4	nS

Figure 6 shows the interaction of several bus signals.



**Figure 6. Bus Signals**

Table 9 shows the bus signal I/O characteristics. The frequency is 20 MHz.

**Table 9. Bus Input/Output Characteristics**

Spec Num	Characteristic	Min	Max	Unit
S10	TA/TEA input	6		nS
H10	TA/TEA input		1	nS
S11	Data bus input signals	7		nS
H11	Data bus input signals		1	nS
S12	All other input signals	7		nS
H12	All other input signals		1	nS
S13	AACK/TEA output	1	7	nS
S13'	TA output	1	8.5	nS
S14	BR/BG/DBG/SBG/SDBG output	1	7	nS
S15	Data bus output signals	1	8.5	nS
S16	All other output signals	1	7	nS

## 1.3 Pinout

**Table 10. Pin Assignments**

	<b>29</b>	<b>28</b>	<b>27</b>	<b>26</b>	<b>25</b>	<b>24</b>	<b>23</b>	<b>22</b>	<b>21</b>	<b>20</b>	<b>19</b>	<b>18</b>	<b>17</b>	<b>16</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>Ball</b>					
<b>A</b>	PowVdd28	PowVdd38	san.out.e	PowGnd23	CrcGen23	D9	2eVdd23	D57	D2	D42	D11	D35	D59	CrcVdd17	D28	D52	D21	D45	D61	PowGnd33	D54	CrcVdd19	D31	D94	PowVdd29	PowVdd7	PowVdd5	PowVdd7	PowVdd5	<b>A</b>					
<b>B</b>	PowVdd27	PowVdd5	TEST0	san.out.k	Crc4d5t5	CS1	san.out.h	D1	D25	Crc4d5t6	D10	PowGnd27	D3	PowGnd28	Crc4d5t7	D20	PowGnd30	D60	D97	PowGnd22	D6	D30	D23	D58	D95	PowVdd4	PowVdd6	PowVdd6	<b>B</b>						
<b>C</b>	PowVdd24	PowGnd23	san.out.j	CrcVdd15	san.out.g	D56	PowGnd25	D49	CrcVdd16	D24	D58	CrcVdd24	PowGnd29	D4	D68	D5	D29	D53	D14	CrcVdd14	PowGnd33	CrcVdd16	D57	D8	PowVdd3	D91	PowVdd20	<b>C</b>							
<b>D</b>	<b>TEST</b>	PowVdd23	san.out.e	C942	san.out.f	D48	D17	D41	D2	D26	CrcGen24	D27	D43	D40	D44	PowGnd31	CrcGen18	CrcVdd18	D22	D46	D15	PowVdd5	D9	PowVdd2	D90	D92	D93	<b>D</b>							
<b>E</b>	C5A3	TEST3	SMODE1	PowGnd22	CS2	CS0	D24	D16	D33	PowGnd28	D18	D59	D19	D81	D12	scan.out.i	D13	D37	D98	D7	CrcVdd19	D63	PowVdd1	TX	TS20	PowVdd40	CrcGen20	<b>E</b>							
<b>F</b>	C5A1	PowGnd21	DBW0	san.out.d	AMODE																TBT	TS121	TBEG	TS	CrcVdd0	F									
<b>G</b>	PCMD	TEST1	DBD1S	Crc4d5t4	CoreVdd14															TS22	GT	DBG	ABE	TXCK	TXTRV	G									
<b>H</b>	TCK	TEST	TD1	RESET	C5A0															BT3	PowVdd1	TIO	DPE	T12	H										
<b>J</b>	PLDO	AC0	PowGnd52	EVCLK	TD0															TT1	TT3	TT4	STBES	PowVdd2	J										
<b>K</b>	san.out.c	RSS39	CrcVdd13	RCK39	ACmGen2nd2															DTB3	A0	CrcGen1	A1	SBS3	K										
<b>L</b>	R5D38	RCK38	Tx5D39	Crc4d5t3	TxCK39															A2	A3	CrcVdd1	A4	PowVdd3	L										
<b>M</b>	R5D37	RCK37	Tx5D38	PowGnd20	TxCK38															A5	A6	BTI	A7	A8	M										
<b>N</b>	TCK36	R5D36	RCK36	Tx5D37	TxCK37															A9	PowerD4	A10	A11	SBR	N										
<b>P</b>	Crc4d5t2	Tx5D36	TxCK35	R5D35	RCK35															A13	A14	PowGnd5	A12	A15	P										
<b>R</b>	Tx5D35	Crc4d5t2	san.out.b	R5D34	RCK34															CoreGen20	A16	A17	CrcGen2	CoreGen2	R										
<b>T</b>	TCK34	R5D33	Tx5D34	PowVdd19	RCK33															A20	PowVdd6	A19	A21	A1B	T										
<b>U</b>	TCK33	Tx5D33	RCK32	R5D32	TxCK32															PowGnd7	A24	A23	CrcVdd20	A22	U										
<b>V</b>	Tx5D32	RCK31	R5D31	TxCK31	TxSD31															TEK	A28	A27	A26	A25	V										
<b>W</b>	R5D30	san.out.a	R5D30	Crc4d5t11	TxCK30															CrcGen3	A31	PowGnd8	A30	A29	W										
<b>Y</b>	CrcGen14	Tx5D30	PowGnd18	R5C29	TxCK29															DTRT	TBCD17M	TME2	ConnVdd3	WT	Y										
<b>AA</b>	R5D29	Tx5D29	R5C28	R5D28	RCK27															AP3	PowVdd9	AP0	CS4B	BTQ	AA										
<b>AB</b>	TCK28	Tx5D28	R5D27	TxCK27	scan.in_k															CT	WT	DPE	AP2	AP1	AB										
<b>AC</b>	Tx5D27	RCK28	R5D26	Crc4d5t0	CrcGen10															TC0	QAT	MODE	PowVdd10	CS4A	AC										
<b>AD</b>	TCK28	PowGnd17	Tx5D26	TxCK26	TxCK24															PIL10	TCK10	CrcGen4	TC1	CS4V	AD										
<b>AE</b>	R5D25	R5D25	Tx5D25	Tx5D24	PowVdd15	R5D22	CrcVdd9	R5D20	Tx5D19	TxCK15	R5D14	PowGnd13	TxCK12	TxSD11	PowGnd12	R5D14	TxCK8	R5D7	TxSD4	CrcGen5	TxSD5	TxSD6	PowVdd11	PowVdd8	PowVdd9	CS4Vdd4	AE								
<b>AF</b>	R5D24	RCK24	R5C23	PowVdd16	RCK22	PowGnd16	Tx5D21	R5D19	CrcGen12	TxCK13	CrcGen17	R5D15	CrcGen18	TxCK12	TxSD10	TxSD10	TxCK11	TxCK11	TxSD8	TxSD7	TxSD9	TxSD10	TxSD11	TxSD12	TxSD13	TxSD14	TxSD15	TxSD16	TxSD17	AF					
<b>AG</b>	PowVdd34	R5D23	PowVdd17	Tx5D23	TxCK19	CrcGen19	TxCK17	R5D16	TxCK16	TxCK14	TxSD13	R5D12	R5D11	TxCK10	TxCK9	TxSD8	TxCK8	TxCK8	TxCK9	TxCK10	TxCK11	TxCK12	TxCK13	TxCK14	TxCK15	TxCK16	TxCK17	TxCK18	TxCK19	AG					
<b>AH</b>	PowVdd31	PowVdd18	TxCK23	TxCK22	R5C21	TxCK18	TxSD20	R5D19	TxCK18	TxSD14	R5D12	R5D11	R5D10	CrcGen21	R5D9	TxCK13	TxCK13	TxCK13	TxCK12	TxCK11	TxCK10	TxCK9	TxSD10	R5D10	R5D11	TxSD11	TxSD12	TxSD13	AH						
<b>AI</b>	PowVdd19	PowVdd20	PowVdd33	scan.in_j	R5D21	R5C20	R5C19	R5D18	R5C17	TxSD17	R5D16	R5D15	R5D14	CrcGen17	R5D13	R5D12	R5D12	R5D12	R5D11	R5D10	R5D9	R5D8	R5D7	R5D6	R5D5	R5D4	R5D3	R5D2	R5D1	AI					
	<b>29</b>	<b>28</b>	<b>27</b>	<b>26</b>	<b>25</b>	<b>24</b>	<b>23</b>	<b>22</b>	<b>21</b>	<b>20</b>	<b>19</b>	<b>18</b>	<b>17</b>	<b>16</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>Ball</b>					









**HOW TO REACH US:****USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution  
P.O. Box 5405, Denver, Colorado 80217  
1-303-675-2140 or 1-800-441-2447

**JAPAN:**

Motorola Japan Ltd.  
SPS, Technical Information Center  
3-20-1, Minami-Azabu Minato-ku  
Tokyo 106-8573 Japan  
81-3-3440-3569

**ASIA/PACIFIC:**

Motorola Semiconductors H.K. Ltd.  
Silicon Harbour Centre, 2 Dai King Street  
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong  
852-26668334

**TECHNICAL INFORMATION CENTER:**

1-800-521-6274

**HOME PAGE:**

<http://www.motorola.com/semiconductors>

**DOCUMENT COMMENTS:**

FAX (512) 933-2625  
Attn: NCSD Applications Engineering

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002