UNIVERSAL 4-BIT SHIFT REGISTER

MC9300/MC8300 series

MC9300L* MC8300L,P*


Input Loading Factor
J, K, MR, DP0, DP1, DP2, DP3 = 1
PE = 2.3
Clock = 4

Output Loading Factor = 6
Total Power Dissipation = 300 mW typ/pkg

Propagation Delay Time = 25 ns typ

This serial/parallel shift register consists of four flip-flops operated in the synchronous mode. Functions available are shift left, shift right, serial-to-serial, parallel-to-parallel, serial to-parallel, and parallel-to-serial conversion.

This device operates on the positive-going edge of the clock pulse in both the serial and parallel mode. The device includes an internal clock buffer, input clamp diodes to reduce ringing, Q outputs for all four stages, \overline{Q} output for the last stage, synchronous parallel entry, and an asychronous master reset. The J and \overline{K} inputs are available, and may be tied together to produce a D input.



INPUT and OUTPUT LOADING FACTORS with respect to MTTL and MDTL families

- 1		мс9300	WC9300
- 1		INPUT	OUTPUT
- 1		LOADING	LOADING
١	FAMILY	FACTOR	FACTOR
Ī	MC9300	1.0	6
- 1	MC500	1.06	6.4
- 1	MC2100	0.7	4.25
- 1	MC3100	0.7	3.6
- 1	MC4300	1.0	4.65
- 1	MC5400	1.0	4.65
- 1	MC930 **	Fan-Out = 2 (6.0 k ohm pullup)	5.6
ı		Fan-Out = 8 (2,0 k ohm pullup)	

	MC8300	MC8300
	INPUT	OUTPUT
	LOADING	LOADING
FAMILY	FACTOR	FACTOR
MC8300	1.0	6
MC400	1.0	5.45
MC2000	0.6	4.5
MC3000	0.7	4.25
MC4000	1.0	5.3
MC7400	1,0	5.3
MC830 * *	Fan-Out = 2 (6.0 k ohm pullup)	6.1
	Fan-Out = 8 (2.0 k ohm pullup)	

^{**}Due to logic "1" state drive limitations of the MDTL family.

L suffix = 16-pin dual in-line ceramic package (Case 620).

P suffix = 16-pin dual in-line plastic package (Case 612).


MC9300, MC8300 (continued)

Gnd œ 00 VCCH 16 16 VCCL TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW: 4.75 VCCL 4.75 4.75 4.5 4.5 1 9 16 91 1 1 1 1 1 1 TEST CURRENT/VOLTAGE VALUE 4.5 4.5 VR. ۲, 4.5 4.5 4.5 6 9 1 0.4 0.45 0.45 0.4 0.45 0.4 7 1.6 Ξ 4. 6. ¥, 1.9 4,5,6,7,9 4,5,6,7,9 4,5,6,7,9 0.85 0.0 0.80 0.85 0.85 0.80 -10 -10 ٥ ٥ -0.36 -0.36 -0.36 -0.36 -0.36 99 ᅙ PHO = lo_{L2} 7.44 10L2 7.44 7.44 8.5 8.5 8.5 12 101 lor1 9.6 9.6 9.6 9.6 12 +125°C -55°C +25°C +25°C +75°C mAdc ပ္ပင Unit Adc /dc Vdc Vdc Vdc @ Test -3.68 -3.24 -5.65 0.45 Max -1.6 -6.4 0.45 -1.41 240 140 1 09 +75°C MC9300 MC8300 Min MC8300 Test Limits 2.4 1 -3.24 Max -3.68 -5.65 0.45 -6.4 240 -1.41 140 -1.5 09 80 +25°C Ž 2.4 b 1 Max -1.6 -3.68 -3.24 -5.65 140 240 0.45 -6.4 09 200 Ž 2.4 100 1 1.1 Ĭ mAdc Vdc Unit Vdc Vdc Vdc 9 4 5 6 7 FE DP1 DP3 15 02 13 -3.68 Max -1,6 -2.85 -4.95 140 240 09 0.4 i í +125°C 03 MC9300 Test Limits Min 2.4 MR Max -3.68 -2.85 -4.95 -6.4 140 -1.5 o Clock 0.4 9 75 +25°C ₁Σ Min 2.4 1 1 ï -3.68 -2.85 -4.95 Max -1.6 6.4 140 240 0.4 09 -55°C N 2.4 Pin Under Test 00405 2 6 4 6 5 4 6 0 **ELECTRICAL CHARACTERISTICS** Further, test procedures are shown for only one output. Complete testing according to the Functional Test Diagram. 28465 12 16 Test procedures are shown for only one parallel data input. Other parallel data = inputs are tested in the same manner. VOH FZ VOL IPD F Œ 2 MB MR PE PE Clock Clock MR Clock MB Power Supply Drain Characteristic Input Forward Current Power Requirements (Total Device) Leakage Current Output Voltage Clamp Voltage

VIH VIL

Pulse 1:1

SWITCHING TIME TEST CIRCUIT




SWITCHING TIME TEST PROCEDURES ($\tau_A = 25^{\circ}$ C)

(Letters shown in test columns refer to waveforms.)

		PIN	INPUT							OUTPUT		VA	ALUE	
		UNDER	Pin 1	Pin 2	Pin 3	Pins 4, 5, 6	Pin 7	Pin 9	Pin 10	Pin 12				
TEST	SYMBOL	TEST	MR	J	K	D _{P0} , D _{P1} , D _{P2}	D _{P3}	PE	Clock	Q3	Min	Тур	Max	Unit
Turn-Off Delay, Clock to Q3	t _{pd+}	10,12	2.4 V	2.4 V	Gnd	2.4 V	2.4 V	2.4 V	Α	В	_	18	35	ns
Turn-On Delay, Clock to Q3	^t pd-	10,12	2.4 V	2.4 V	Gnd	2.4 V	2.4 V	2.4 ∨	Α	В	-	25	45	ns
Maximum Shift Rate	f _{sr}	12	2.4 V	2.4 V	Gnd	2.4 V	2.4 V	2.4 V	Α	В	15	25	-	MHz
Minimum Clock Pulse Width	PW	Tested during each of the above tests.								-	13	35	ns	
Minimum Data Input Setup Time (Serial or Parallel Inputs)	^t Setup "1" ^t Setup "0"	1 /.12	F	2.4 V	Gnd	2.4 V	С	Gnd	D	E ①	-	14	35	ns
Maximum Data Input Hold Time (Serial or Parallel Inputs)	¹ Hold "1" [†] Hold "0"	7,12	F	2.4 V	Gnd	2.4 V	С	Gnd	D	E ②	0	16	-	ns
Minimum Recovery Time, MR Input	t _{rec}		Tested during Data Input $t_{\mbox{Setup}}$ and $t_{\mbox{Hold}}$ tests.									19	30	ns
Minimum MR Pulse Width	PW											15	30	ns
Turn-On Delay, MR to Q3	t _{pd} -	1,12	F	2.4 V	Gnd	2.4 V	2.4 V	Gnd	D	E	-	29	45	ns
Minimum PE Input Setup Time	t _{Setup} "1" t _{Setup} "0"	9,10	2.4 V	Gnd	Gnd	2.4 V	2.4 V	G	н	J ①	-	22	45	ns
Maximum PE Input Hold Time	^t Hold "1" ^t Hold "0"	9,10	2.4 V	Gnd	Gnd	2.4 V	2.4 V	G	н	J ②	10	18	_	ns

① Output toggles. ② Output does not toggle.

VOLTAGE WAVEFORMS



FUNCTIONAL DESCRIPTION

- 1. Jand \overline{K} inputs are made available on the first flip-flop of the register to provide full input logic capability without restrictions other than setup and release times. The simpler D type input can be obtained by wiring the J and \overline{K} inputs together.
- 2. Parallel data inputs are provided to each stage of the register. These inputs are enabled only when the Parallel Enable is low. Information is transferred to the register on the positive transition of the clock. This information is shifted to the right on the next positive transition of the clock if the Parallel Enable is high. Shift left operation is achieved by driving the parallel inputs with the Q outputs of the right-adjacent stage. For this operation the Parallel Enable must be low.
- 3. An internal clock buffer has been included to reduce clock input loading, allowing the clock input of the register to be driven by a single gate.
- 4. The true output is provided for all stages; the complementary output is also provided for the last stage.
- 5. The master asynchronous reset input will clear the register independent of the conditions of the other inputs.

FUNCTIONAL DIAGRAM

