

PRESETTABLE
DECADE COUNTER

MC9300/MC8300 series

MC9310L*
MC8310L,P*

COUNT SEQUENCE TRUTH TABLE

COUNT	OUTPUT			
	Q3	Q2	Q1	Q0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

The MC9310/8310 decade counter consists of four J-K master-slave flip-flops plus additional gating to accomplish the counter function. Parallel inputs are provided for presetting data and parallel outputs for full counting flexibility.

An asynchronous master reset (MR) clears all flip-flops regardless of other input states. Parallel information may be preset only while the parallel enable (PE) is in the logic "0" state.


Inputs CEP and CET and output TC are useful in cascading counters. TC provides an output pulse each time the counter reaches its maximum count.

Input Loading Factors:

MR, CEP = 1
Clock, PE, CET = 2
P0, P1, P2, P3 = 2/3

Output Loading Factor = 6

Total Power Dissipation = 300 mW typ/pkg
Propagation Delay Time = 14 to 35 ns typ
Toggle Frequency = 28 MHz typ




V_{CC} = Pin 16
GND = Pin 8

* L suffix = 16-pin dual in-line ceramic package (Case 620).
P suffix = 16-pin dual in-line plastic package (Case 612).

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one input and one output. Test other inputs and outputs in a similar manner according to the truth table.




TEST CURRENT/VOLTAGE VALUES																			
Characteristic	Symbol	Pin Under Test	MC9310 Test Limits			MC8310 Test Limits			TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:										
			Min	Max	Unit	Min	Max	Unit	IOL1	IOL2	ID	VIL	VIH	VF	VR	VCC	VCC	VCH	Gnd
Input Forward Current	I _F	1	-1.6	-1.6	mAdc	-1.6	-1.6	mAdc	-1.6	mAdc	-	-	-	-	-	-	-	16	8
		2	-3.2	-3.2	mAdc	-3.2	-3.2	mAdc	-3.2	mAdc	-	-	-	-	-	-	-	16	8
		3	-1.07	-1.07	mAdc	-1.07	-1.07	mAdc	-1.07	mAdc	-	-	-	-	-	-	-	16	8
Leakage Current	I _R	1	-60	-60	μAdc	60	-60	μAdc	60	μAdc	-	-	-	-	-	-	-	16	8
		2	-120	-120	μAdc	120	-120	μAdc	120	μAdc	-	-	-	-	-	-	-	16	8
		3	-40	-40	μAdc	40	-40	μAdc	40	μAdc	-	-	-	-	-	-	-	16	8
Clamp Voltage	V _D	1	-1.5	-1.5	-	Vdc	-	-	-1.5	-	Vdc	-	-	-	-	-	-	16	-
Output Voltage	V _{O1}	11	-0.40	-0.40	-	0.40	-0.40	-	0.45	-0.45	Vdc	11	-	-	-	-	-	16	8
	V _{O2}	11	-0.40	-0.40	-	0.40	-0.40	-	0.45	-0.45	Vdc	-	11	-	-	-	-	16	-
	V _{O3}	11	-0.40	-0.40	-	0.40	-0.40	-	0.45	-0.45	Vdc	-	11	-	-	-	-	16	-
	V _{O4}	11	-2.4	-2.4	-	2.4	-2.4	-	2.4	-2.4	Vdc	-	-	-	-	-	-	16	-
Power Requirements (Total Drive)	I _{PD}	16	-	-	-	75	-	-	mAdc	-	-	-	-	-	-	-	-	-	8
Switching Parameters													Pulse In	Pulse Out	V _{IHX} = 3.0 Vdc				
Turn-On Delay - Q	t _{pd-}	2.14	-	-	-	30	-	-	ns	-	40	-	ns	2	14	1.34.5.6.7.9.10	16	-	8
Turn-Off Delay - Q	t _{pd+}	2.14	-	-	-	35	-	-	ns	-	30	-	ns	2	14	1.34.5.6.7.9.10	16	-	8
Turn-On Delay - TC	t _{pd-}	2.15	-	-	-	40	-	-	ns	-	70	-	ns	2	15	1.34.5.6.7.9.10	16	-	8
Turn-Off Delay - TC	t _{pd+}	2.15	-	-	-	60	-	-	ns	-	40	-	ns	2	15	1.34.5.6.7.9.10	16	-	8

* Apply after potentials have been applied to other pins.



MC9310, MC8310 (continued)

TIMING DIAGRAM



NOTES

1. The Clock pulse must be in the high state during the high to low transition of C_{ET} and C_{EP} , and the low to high transition of \bar{PE} for correct logic operation.
2. Pin conditions reflected on timing diagram for tests at time specified:

t0: Parallel (P) inputs high, Parallel Enable (\bar{PE}) low, asynchronous Master Reset (\bar{MR}) pulsed; Q outputs make transition from high to low.

t1: Measure both V_{OL1} and V_{OL2} on Q0, Q1, Q2, Q3 and TC before Clock goes high.

t2: Clock has been pulsed, Q outputs are high; measure V_{OH} .

t3: Clock is in high state while transitions of \bar{PE} and CET occur (necessary condition). Parallel entry is now inhibited, P inputs are at the low level.

t4: Count enable (C_{ET}) is at the low level (disabled), count cannot occur; check Q outputs to see that they remain at the low level.

t5: C_{ET} is set to a high level and C_{EP} is set at the low level while the Clock is high.

t6: Check Q outputs to see that count is disabled, outputs remain low.

t7: C_{EP} is set high while Clock is high; count is now enabled.

t8: Clock is pulsed, count begins from 0000 to 0001.

t9 thru


Check Q and TC output states.

t17:

t18: Outputs go to low state, count begins (0000).

MC9310, MC8310 (continued)

SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



$C_T = 15\ pF$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in $50\text{-}\Omega$ impedance. The $950\text{-}\Omega$ resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

