



*F suffix = 1/4" x 1/4" ceramic package (Case 651) MCBC-prefixed devices are unencapsulated. See General Information section for package and chip details.

MCBC5472, MCB5472F (continued)

OPERATING CHARACTERISTICS

Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section is transferred to the slave section.

Application of a logic "0" to the SET input will force the Q output to the logic "1" state, and application of a logic "0" to the RESET input will force the $\overline{\Omega}$ output to the logic "1" state. The SET and RESET inputs override the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as 1.0 μ s will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 20 ns minimum.





TEST PROCEDURES

(Letters shown in test columns refer to waveforms.)

7507	0,4400		INF	TUT			ā		LIMITS	
TEST	SYMBOL	Ō	Ј, К	Ř	Š	۵	L G	Min	Max	Unit
Toggle Frequency	fTog	A	A	2.4 V	2.4 V	t	t	15	-	MHz
Turn-On Delay	tpd-	B	8	2.4 V	2.4 V	с	с	10	40	ns
Turn-Off Delay	^t pd+	B	B	2.4 ∨	2.4 V	D	D	10	25	ns
Turn-On Delay	t _{sd-}	2.4 V	2.4 V	E	F	G	н	-	40	ns
Turn-Off Delay	tsd+	2.4 V	2.4 V	E	F	G	н	-	25	ns
Enable Voltage	VEN	B	2.0 V	2.4 V	2.4 V	t	†	t	-	-
Inhibit Voltage	VINH	8	0.8 V	2.4 V	2.4 V	‡	+	ŧ	-	-

[†]Output shall toggle with each input pulse.

‡Output shall NOT toggle.



VOLTAGE WAVEFORMS AND DEFINITIONS

S
S
=
1
Ś
-
œ
ш
Ē
ż.
2
<
~
CHAR
2
Ξ.
S.
_
•
C)
Ξ.
£
Ē
ż
ш
ш.
Ш
ш

Test procedures are shown for only one J and one K input, plus the SET, RESET, and CLOCK inputs. To complete testing, sequence strough remaining J and K in-puts in the same manner.



TEST CURRENT/VOLTAGE VALUES (All Temperatures)

						_	E	MA				Volts				ļ	
		12	RESET 5				lo l	Нон	V _R	۲ ^н	VIHH	VR	V#1	Vtho	VccL	VccH	
			ŝ				16	-0.4	0.4	2.4	5.5	4.5	2.0	0.8	4.5	5.5	
				MCBC5	Test Limits 5472/MCB5	Test Limits MCBC5472/MCB5472F		F	EST CU	RRENT	/VOLTAG	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	IS LISTI	ED BELC	Ä		
Characteristic		Symbol	Test	Min -55	-55 to +125°C Min Max Uni	Unit Unit	-or	HO	V.L	NHN N	VIHH	V _R	V#1	V _{th0}	Vcci	VccH	Gnd
Input Forward Current	ſ	1	1		-1.6	mAdc			2			2,5*,8,9	3	9		4	11
	K	H	14	ą	-1.6	_	1		14	•	4	1,2,3*,13	i	1	•	-	
	set		3	1	-3.2			i	3	,	•	1,2,7,8,9,13,14	i	1	•		
	Reset		5	4	-		ł	•	5	•	•	1,2,7,8,9,13,14	è	•	•		
	Clock		~ ~	įį	+		1.1	ī. 1	~ ~	1.3	ř,	1,5*,7,8,9,13,14 1,3*,7,8,9,13,14	i i	• •	• •	+	•
Leakage Current	I	1	-	3	40	u Ado	,		1	-	1.		,		•	4	25.8.9.11
	X	RI	4	i i	40	hour	,		,	4			.,	4	•		1 9 3 11 13
	Set	č			80		1	,	1	. e.	•		i	4	,		2.7.8.9.11
	Reset		о ю	,	-		1	,	,	о ис	,		•	1	•		1.2.11.13.14
	Clock		2**		•	+	•	•		• ••	'	•	ī	1	1	+	1,2,5,7,8,9,11,13,14
	۔ ۲	Ina	1	•	1.0	mAdc		1	•		2		÷	1	•	4	2.5.8.9.11
	Х	211	14		_	_	1	,	1	ī	14	9	i	,	۱	_	1.2.3.11.13
	Set		3				•		ł	1	3	9	i	•	•		2,7,8,9,11
	Reset		50 01		•	+	i i			• •	<u>ہ</u> م		i i	11	• •		1,2,11,13,14
Output Output Voltage		VoL	10	i.	0.4	Vdc	10	j.	3	1	-	1	50	<i>с</i> и и	4 4		==
	-		77			Auc	21	0		4	e		0	0			11
		НОЛ	10	2.4	1.1	Vdc Vdc	i.i.	10	i i	• •	1.1	• •	0 0	3 2	44	1.1	11
Short-Circuit Current		Ico	10	-20	-57	mAdc		à		•		1,7,8,9,13,14		ł		4	2,5,10,11
		SC	12	-20	-57	mAdc	1	÷	ī.	+		1,7,8,9,13,14		1	1	4	2,3,11,12
Power Requirements			4		20	mAde	1		,					1	1	4	5.11
inter fidding tougt		Q.	4		20	mAdc		•	,				•	•	ł	4	3,11

*Momentarily ground pin prior to taking measurement. **Under normal operating conditions this current is negative. This test guarantees that positive leakage current will not exceed the limit shown.

MCBC5472, MCB5472F (continued)