


DUAL 4-INPUT "NAND" BUFFER

MCBC5400/MCB5400F series


MCBC5440\*  
MCB5440F\*



1/2 OF CIRCUIT SHOWN



This device consists of two 4-input NAND power gates that are produced using beam lead sealed junction technology. These devices are particularly useful in highly reliable systems using hybrid beam lead assembly techniques or standard flat package assembly techniques.



Positive Logic:  $2 = 1 \cdot 12 \cdot 13 \cdot 14$



Negative Logic:  $2 = 1 + 12 + 13 + 14$

Input Loading Factor = 1  
Output Loading Factor = 30

Total Power Dissipation = 50 mW typ/pkg  
Propagation Delay Time = 13 ns typ

SWITCHING TIME TEST CIRCUIT

VOLTAGE WAVEFORMS AND DEFINITIONS



$t^+ = 12$  ns  
 $t^- = 6.0$  ns  
PRF = 1.0 MHz, 50% duty cycle  
Generator  $Z_{out} \approx 50$  ohms

$C_T = 15$  pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.


\*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

\*F suffix = 1/4" x 1/4" ceramic package (Case 651). MCBC-prefixed devices are un-encapsulated. Beam numbers are the same as the pin numbers for flat-packaged devices. See General Information section for package and chip details.

MCBC5440, MCB5440F (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gate is tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



Characteristic	Symbol	Pin Under Test	Test Limits			TEST CURRENT / VOLTAGE VALUES (All Temperatures)												Gnd		
			Min	Max	Unit	mA						Volts								
						I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IHH</sub>	V <sub>RI</sub>	V <sub>R2</sub>	V <sub>R1</sub>	V <sub>th1</sub>	V <sub>th0</sub>	V <sub>CC</sub>	V <sub>CCL</sub>		V <sub>CCH</sub>	
Input Forward Current	I <sub>F</sub>	1	-	-1.6	mA <sub>dc</sub>	I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IHH</sub>	V <sub>RI</sub>	V <sub>R2</sub>	V <sub>th1</sub>	V <sub>th0</sub>	V <sub>CC</sub>	V <sub>CCL</sub>	V <sub>CCH</sub>	11*		
			-	40	μA <sub>dc</sub>	-	-	-	-	-	-	-	-	-	-	-	-		-	11,12,13,14*
			-	1.0	mA <sub>dc</sub>	-	-	-	-	-	-	-	-	-	-	-	-		-	
Output Output Voltage	V <sub>OL</sub>	2	-	0.4	V <sub>dc</sub>	-	-	-	-	-	-	-	-	-	-	-	-	11*		
			2.4	-	V <sub>dc</sub>	-	-	-	-	-	-	-	-	-	-	-	-		-	11*
Short-Circuit Current	I <sub>SC</sub>	2	-20	-70	mA <sub>dc</sub>	-	-	-	-	-	-	-	-	-	-	-	-	1,2,11,12,13,14*		
Power Requirements (Total Device) Power Supply Drain	I <sub>PDH</sub>	4	-	27	mA <sub>dc</sub>	-	-	-	-	-	-	-	-	-	-	-	-	-	11	
			I <sub>PDL</sub>	4	-	8	mA <sub>dc</sub>	-	-	-	-	-	-	-	-	-	-	-	-	1,11,12,13,14*
Switching Parameters Turn-On Delay	t <sub>pd-</sub>	1,2	-	15**	ns	-	-	-	-	-	-	-	-	-	-	-	-	-	11*	
			t <sub>pd+</sub>	1,2	-	22**	ns	-	-	-	-	-	-	-	-	-	-	-	-	11*

\*Ground inputs to gate not under test.

\*\*Tested only at 25°C.