

PRELIMINARY

July 1995

MCM28F256ACH 256-Mbit (32-Mbit x 8, 16-Mbit x 16) Flash Memory Module with Internal Decoding and Boundary Scan I/O Buffers

General Description

The MCM28F256ACH is a 268,435,456-bit flash memory module, organized as 16 pages with 16,777,216 bytes (8,388,608 words) per page. Utilizing Intel's FlashFile™ Memory and National's SCAN™ I/O buffers, the MCM28F256ACH offers several revolutionary features, including a user-configurable x8/x16 architecture, selective block locking, on-board write buffers, pipelined command execution and boundary scan test capability. Several power reduction features are also incorporated, including Automatic Power Savings (APS), which puts the module into a low current state when it is being accessed by a slowed or stopped CPU.

The MCM28F256ACH includes sixteen 28F016SA flash memories, decoding logic and IEEE 1149.1 compliant I/O buffers. The module is offered in a 68-lead, hermetic package. Both through-hole and surface mount lead configurations are available.

Features

- Read access time of 140 ns over the industrial temperature range (160 ns over the military temperature range)
- Utilizes Intel's FlashFile architecture with 512 independently lockable blocks (16 pages with 32 blocks per page)
- Choice of x8 or x16 architecture (user-configurable)
- Pipelined command execution
- Automated write and erase capability can be executed simultaneously in all 16 pages, greatly improving average write/erase cycle times
- National's IEEE 1149.1 compliant SCAN I/O buffers simplify the integration of design and test
- TTL compatible inputs
- Low noise, TRI-STATE® outputs drive 50Ω transmission line to TTL levels (75 Ω transmission line over military temperature range)
- Hermetically sealed, integral substrate package
- DIP and surface mount packaging available

Connection Diagram

jjjjjj	
TMS - 1	68 - TDI
NC - 2	67 NC
A24 - 3	66 BYTE
A23-4	65 CE
GND - 5	64 GND
A ₂₂ - 6	63 OE
A21 - 7	62 WE
A20-8	6 1 - WP
A ₁₉ — 9	60 RP
V _{CC} - 10	59 - V _{CC}
A ₁₈ -11	58 NC
A ₁₇ - 12	57 NC
A16-13	56 RY/BY
A ₁₅ - 14	55 DQ15
GND - 15	54 VPP
A ₁₄ — 16	53 D014
A ₁₃ - 17	52 D013
A ₁₂ - 18	51 DQ12
A ₁₁ - 19	50 DQ11
V _{pp} - 20	49 GND
A ₁₀ — 21	48 DQ10
Ag - 22	47 - DQ ₉
A ₈ - 23	46 DQ ₈
A ₇ - 24	45 DQ7
V _{CC} - 25	44 - V _{CC}
A ₆ - 26	43 DQ ₆
A ₅ - 27	42 - DQ5
A ₄ - 28	4 1 - DQ4
A3 - 29	40 DQ3
GND - 30	39 — GND
A ₂ - 31	38 DQ2
A1 - 32	37 - DO ₁
A ₀ — 33	36 DQ0
TDO — 34	35 - TCK
	TL/Z/12436-
RI-STATE® is a registered trademark of Nati	
CAN™ is a trademark of National Semicond	uctor Corporation.

Pin Description Names Byte-Select Address Input A₀ $A_1 - A_{24}$ Word-Select Address Inputs DQ0-DQ7 Low-Byte Data I/O Bus DQ8-DQ15 High-Byte Data I/O Bus CE Chip Enable Input (Active LOW) RP Reset/Power-Down Input (Active LOW) ŌĒ Output Enable Input (Active LOW) WE Write Enable Input (Active LOW) RY/BY Ready/Busy Output WP Write Protect Input (Active LOW) BYTE Byte Enable Input (Active LOW) Erase/Write Power Supply V_{PP} **Device Power Supply** V_{CC} GND Ground NC No Connection

RRD-B30M115/Printed in U. S. A.

Module with Internal Decoding and Boundary Scan I/O Buffers MCM28F256ACH 256-Mbit (32-Mbit x 8, 16-Mbit x 16) Flash Memory

© 1995 National Semiconductor Corporation TL/Z/12436

FlashFile™ is a trademark of Intel Corporation



Functional Description

The MCM28F256ACH is a 268,435,456-bit (256-Mbit) flash memory module, organized as 16 pages with 16,777,216 bytes (8,388,608 words) per page. The module is segmented into 512 independently lockable blocks (32 blocks per page).

A Command User Interface (CUI) serves as the interface between the system controller and each page of internal memory. Automation of the byte/word write and block erase functions allow these commands to be executed using a two-write command sequence to the CUI. An internal Write State Machine (WSM) automatically executes the algorithms, timings and verifications necessary for the write and erase operations, thereby relieving the system controller of these tasks. Each page of memory has three types of status registers and a RY/ \overline{BY} output to provide information on the progress of the requested operation. The Compatible Status Register (CSR) is 100% compatible with status register used in previous FlashFile memory devices. The Global Status Register (GSR) informs the system of command queue status, sector buffer status and WSM status. Block Status Registers (BSR) provide block-specific status information such as the block lock bit status. A choice of four different RY/ \overline{BY} configurations can be selected via special CUI commands: levelmode (default), pulse-on-write, pulse-on-erase, or disabled.

Functional Description (Continued)

Memory data is written in byte/word increments typically within 6 μ s. Each page of memory incorporates two sector buffers of 256 bytes (128-words) which allow sector data writes at SRAM speeds. Writes from sector buffers to the flash array can be initiated with a single command and will complete independently, freeing the system controller for other tasks.

Any one of the 512 blocks can be erased typically within 0.6 seconds, without affecting the contents of the remaining blocks. Write and erase operations can be executed simultaneously in all 16 pages, greatly improving average write/ erase cycle times.

A write protection scheme has been incorporated that provides maximum flexibility for selecting which blocks can be modified by the end user. A non-volatile lock bit is assigned to each block, and is used in conjunction with the master write protect input (WP). With WP at logic low, block locking capability is invoked and the WSM is notified if a requested write or erase operation is not allowed. With WP at logic high, the status of all lock bits is overridden, allowing write or erase operations in any block.

The MCM28F256ACH reduces system overhead by allowing a subset of commands to be pipelined to the CUI on each page of memory. Ordinarily the command queue is 3commands deep. However, if only single block erase commands are queued, the queue becomes virtually 32-commands deep.

Commands in the queue are prioritized. In order to capture data as it arrives in real time, write commands are executed before erase commands regardless of the command order. Also, multiple erase commands are queued in conjunction with write commands. If the CUI receives a write command affecting a block which is in queue to be erased, it will prioritize that block erase command ahead of other erase operations, allowing the complete block modification to occur as quickly as possible. The BYTE input allows either x8 or x16 read/writes to the MCM28F256ACH. With BYTE at logic low the device operates in the 8-bit mode. Address A_0 selects either the low or high byte, and the high-byte data bus ($DQ_8 - DQ_{15}$) floats to TRI-STATE. With BYTE at logic high the device is in the 16bit mode of operation. In this case A_1 becomes the lowest order address, A_0 is not used (don't care) and data is input and output on all 16 bits of the data bus ($DQ_0 - DQ_{15}$).

The MCM28F256ACH offers several low power modes of operation. Standby mode is entered when the module is deselected ($\overline{\text{CE}}$ at logic high). The typical I_{CC} current draw in this mode is 20 mA. If a WSM is processing a command when the module is deselected, the operation continues and power consumption remains at the non-standby level until the command has completed.

With $\overline{\text{RP}}$ at logic low, enters deep power-down mode. The typical I_{CC} current draw in this mode is 4 mA. Bringing $\overline{\text{RP}}$ low interrupts any current or pending commands and resets all status registers, CUI and WSM. The contents of any memory location being written or block being erased will no longer be valid.

The Sleep command puts a page of memory in sleep mode, which reduces the power consumption for that page of memory to deep power-down levels. The sleep command allows any current or pending commands to execute before going into sleep mode.

Automatic Power Savings (APS) is a feature which puts the module into a low current state when it is being accessed by a slowed or stopped CPU. After data is read from the memory array, power reduction control circuitry reduces the typical l_{CC} current draw to 20 mA until a new memory location is accessed.

To get the lowest possible power consumption in all modes, input pins should be held at V_{CC} or GND (CMOS levels), rather than V_{IH} or V_{IL} (TTL levels).

For detailed information regarding the operation of the 28F016SA FlashFile Memory, refer to the Intel data sheet (order number 290489) and user's manual (order number 297372).

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Device Power Supply Voltage (V_{CC}) -0.2V to +7.0V

Device Power Supply Voltage (V _{CC})	-0.2V to $+7.0V$
Erase/Write Power Supply Voltage (V _{PP})	-0.2V to $+14.0V$
DC Input Diode Current (IIK)	
$V_{IN} = -0.5V$	-20 mA
$V_{IN} = V_{CC} + 0.5V$	+ 20 mA

DC Output Diode Current (IOK)	
$V_{OUT} = -0.5V$	-20 mA
$V_{OUT} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _{OUT}) -0	0.5V to V_{CC} + 0.5V
DC Output Source/Sink Current (I _{OUT})	\pm 70 mA
DC V _{CC} or Ground Current	
Per Output Pin (I _{CC} or I _{GND})	±70 mA
Thermal Resistance, Junction to Case (θ	JC) 5°C/W
Junction Temperature (T _J)	+150°C
Storage Temperature (T _{STG})	-65° C to $+150^{\circ}$ C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of this module outside the datasheet specifications.

Recommended Operating Conditions

oonaniono	
Device Power Supply Voltage (V_{CC})	4.5V to 5.5V
Erase/Write Power Supply Voltage ((V _{PP}) (Note 2)
Read-Only Operations (V _{PPL})	0.0V to 6.5V
Erase/Write Operations (V _{PPH})	11.4V to 12.6V
Input Voltage (V _{IN})	0V to V _{CC}
Output Voltage (V _{OUT})	0V to V _{CC}
Case Operating Temperature (T _C)	
Industrial	-45°C to +85°C
Military	-55°C to +125°C
Minimum Input Edge Rate (dV/dt)	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	
Maximum Static Output Current	
High Level (I _{OH})	-32 mA
Low Level (I _{OL})	+64 mA
Note 2: Erase and write operations are inhibite guaranteed in the range betweeen $V_{\mbox{PPL}}$ and $V_{\mbox{PPL}}$	

DC Electrical Characteristics

Symbol	Parameter	Conditions	$\begin{array}{l} \mbox{Military} \\ T_C = \ -55^\circ C \ to \ +125^\circ C \\ V_{CC} = \ 4.5V \ to \ 5.5V \end{array}$	Industrial $ \begin{split} & \textbf{T}_{\textbf{C}} = -45^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C} \\ & \textbf{V}_{\textbf{CC}} = 4.5\textbf{V} \text{ to } 5.5\textbf{V} \end{split} $	Units
V _{IH}	Minimum High Input Voltage		2.0	2.0	V
VIL	Maximum Low Input Voltage		0.8	0.8	V
I _{IH}	Maximum High Input Current	V _{IN} = V _{CC} All inputs except TCK, TDI, TMS	1.0	1.0	μA
		V _{IN} = V _{CC} TCK, TDI, TMS Inputs	15.0	15.0	μΑ
IIL	Maximum Low Input Current	V _{IN} = GND All inputs except TCK, TDI, TMS	-1.0	-1.0	μΑ
		V _{IN} = GND TCK, TDI, TMS Inputs	-1.2	-1.2	mA
I _{OZT}	Maximum I/O Leakage Current	$V_{I/O} = V_{CC} \text{ or GND}$	±15.0	±10.0	μA
V _{OH}	Minimum High Output Voltage	$I_{OUT} = -50 \ \mu A$	V _{CC} – 1.35	V _{CC} - 1.35	
		$I_{OUT} = -32 \text{ mA}$		2.4	V
		$I_{OUT} = -24 \text{ mA}$	2.4		
V _{OL}	Maximum Low Output Voltage	I _{OUT} = 50 μA	0.1	0.1	
		$I_{OUT} = 64 \text{ mA}$		0.55	v
		I _{OUT} = 48 mA	0.55		
I _{OLD}	Minimum Dynamic	$V_{OLD} = 0.8 V_{Max}$	63	94	mA
IOHD	Output Current [†]	$V_{OHD} = 2.0 V_{Min}$	-27	-40	
l _{OS}	Minimum Output Short Circuit Current [†]	$V_{OUT} = 0V$	-100	-100	mA
ICCT	Maximum V _{CC} Current per Input at TTL HIGH	$V_{IN} = V_{CC} - 2.1V$ All inputs except TCK,TDI, TMS	2.0	2.0	mA
Iccs	Maximum V _{CC} Standby Current	$\overline{CE} = \overline{RP} = V_{CC}$	25	25	mA
†Maxim	um test duration 2.0 ms, one output load	ed at a time.			

Symbol	Parameter	Conditions	$\label{eq:transform} \begin{array}{l} \mbox{Military} \\ T_C = -55^\circ C \\ \mbox{to} + 125^\circ C \\ \mbox{V}_{CC} = 4.5 \mbox{V} \mbox{to} \ 5.5 \mbox{V} \end{array}$	Industrial T _C = -45°C to +85°C V _{CC} = 4.5V to 5.5V	Units
ICCD	Maximum V _{CC} Deep Power Down Current	$\overline{RP} = GND,$ TDI = TMS = V _{CC}	5	5	mA
ICCR	Maximum V _{CC} Read Current	$f = 5 MHz I_{OUT} = 0 mA$	120	120	mA
Iccw	Maximum V _{CC} Write Current	Single Write Operation	70	70	mA
		16 Simultaneous Write Operations	650	650	mA
ICCE	Maximum V _{CC} Block	Single Erase Operation	60	60	mA
	Erase Current	16 Simultaneous Erase Operations	480	480	
I _{CCES} Maximum V _{CC} Erase	Maximum V _{CC} Erase	Single Erase Operation Suspended	45	45	
	Suspend Current	16 Erase Operations Simultaneously Suspended	220	220	mA
IPPS	Maximum VPP Standby Current	$V_{PP} \ge V_{CC}$	1	1	mA
I _{PPD}	Maximum V _{PP} Deep Power Down Current	$\overline{RP} = GND$	1	1	mA
I _{PPR}	Maximum V _{PP} Read Current	$V_{PP} = V_{PPH}$	5	5	mA
IPPW	Maximum V _{PP} Byte	Single Write Operation	18	18	mA
	Write Current	16 Simultaneous Write Operations	290	290	
I _{PPE}	Maximum V _{PP} Block	Single Erase Operation	15	15	mA
	Erase Current	16 Simultaneous Erase Operations	240	240	
I _{PPES}	Maximum V _{PP} Erase Suspend Current	1–16 Erase Operations Suspended	5	5	mA

AC Electrical Characteristics Read Operations

Symbol	Parameter	$\begin{array}{l} \mbox{Military} \\ \mbox{T}_{\mbox{C}} = \ -55^{\circ}\mbox{C to} \ +125^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}} = \ 4.5\mbox{V to} \ 5.5\mbox{V} \end{array}$		Industrial T _C = -45°C to +85°C V _{CC} = 4.5V to 5.5V		Units
		Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time (No Page Change)	160		140		ns
	Read Cycle Time (With Page Change)	180		160		
t _{AVEL}	Address Setup to CE Going Low	20		15		ns
t _{AVGL}	Address Setup to OE Going Low	0		0		ns
t _{AVQV}	Address A ₀ -A ₂₀ to Output Delay		160		140	ns
	Address A ₂₁ -A ₂₄ to Output Delay		180		160	
t _{ELQV}	CE to Output Delay		200		180	ns
t _{PHQV}	RP to Output Delay		800		700	ns
t _{GLQV}	OE to Output Delay		80		70	ns
t _{ELQX}	CE to Output Low Z	0		0		ns
t _{EHQZ}	CE to Output High Z		50		40	ns
t _{GLQX}	OE to Output Low Z	0		0		ns
t _{GHQZ}	OE to Output High Z		70		60	ns

AC Electrical Characteristics Read Operations (Continued)								
Symbol	Parameter	Military T _C = -55°C to +125°C V _{CC} = 4.5V to 5.5V		Industrial $T_{C} = -45^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$		Units		
		Min	Max	Min	Мах	7		
t _{OH}	Output Hold from Address \overline{CE} or \overline{RE} Change, Whichever Occurs First	0		0		ns		
t _{FLQV} t _{FHQV}	BYTE to Output Delay		160		140	ns		
t _{FLQZ}	BYTE Low to Output High Z		35		30	ns		
t _{ELFL} t _{ELFH}	CE Low to BYTE Low or High		0		0	ns		

AC Electrical Characteristics WE Controlled Command Write Operations

Symbol	Parameter	Military T _C = −55°C to + 125°C V _{CC} = 4.5V to 5.5V		Industrial $T_{C}=-45^{\circ}C \text{ to }+85^{\circ}C \\ V_{CC}=4.5V \text{ to }5.5V$		Units
		Min	Max	Min	Max	
t _{AVAV}	Write Cycle Time	160		140		ns
t _{VPWH}	V_{PP} Setup to \overline{WE} Going High	300		250		ns
t _{PHEL}	RP Setup to CE Going Low	700		600		ns
t _{ELWL}	CE Setup to WE Going Low	40		35		ns
t _{AVWL}	Address A_{20} – A_{24} Setup to \overline{WE} Going Low [†]	20		15		ns
t _{AVWH}	Address $A_0 - A_{20}$ Setup to WE Going High	70		60		ns
t _{DVWH}	Data Setup to WE Going High	70		60		ns
t _{WLWH}	WE Pulse Width Low	70		60		ns
t _{WHDX}	Data Hold from \overline{WE} High	10		5		ns
t _{WHAX}	Address Hold from WE High	20		15		ns
t _{WHEH}	CE Hold from WE High	20		15		ns
t _{WHWL}	WE Pulse Width High	70		60		ns
t _{GHWL}	Read Recovery before Write	0		0		ns
t _{WHRL}	WE High to RY/BY Going Low		150		130	ns
t _{RHPL}	RP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY High	0		0		ns
t _{PHWL}	RP High Recovery to WE Going Low	1.5		1.25		μs
t _{WHGL}	Write Recovery before Read	110		100		ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY High	0		0		μs
t _{WHQV1}	Duration of Word/Byte Write Operation (Measured to Valid Status Register Data)	3.0		3.6		μs
t _{WHQV2}	Duration of Block Erase Operation (Measured to Valid Status Register Data)	0.2		0.24		μs

 $^{\dagger}\text{Address}$ lines $A_{20}\text{--}A_{24}$ must be valid during the entire $\overline{\text{WE}}$ Low pulse.

Symbol	Parameter		Military - 55°C to + 125° _C = 4.5V to 5.5V	$T_{C} = -$	dustrial 45°C to + 85°C 4.5V to 5.5V	Units
		Min			Max	1
t _{AVAV}	Write Cycle Time	160)	140		ns
t _{VPEH}	V _{PP} Setup to CE Going High	300)	250		ns
t _{PHWL}	RP Setup to WE Going Low	700)	600		ns
t _{WLEL}	WE Setup to CE Going Low	0		0		ns
t _{AVEL}	Address A_{20} – A_{24} Setup to \overline{CE} Going L	ow† 0		0		ns
t _{AVEH}	Address $A_0 - A_{20}$ Setup to \overline{CE} Going Hig	gh 55		45		ns
t _{DVEH}	Data Setup to \overline{CE} Going High	55		45		ns
t _{ELEH}	CE Pulse Width Low	70		60		ns
t _{EHDX}	Data Hold from \overline{CE} High	40		35		ns
t _{EHAX}	Address Hold from CE High	55		45		ns
t _{ENWH}	\overline{WE} Hold from \overline{CE} High	55		45		ns
t _{EHEL}	CE Pulse Width High	70		60		ns
t _{GHEL}	Read Recovery before Write	0		0		ns
t _{EHRL}	CE High to RY/BY Going Low		190		165	ns
t _{RHPL}	RP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY Hig	h O		0		ns
t _{PHEL}	RP High Recovery to CE Going Low	1.5		1.25		μs
t _{EHGL}	Write Recovery before Read	110)	100		ns
^t QVVL	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY Hig	h O		0		μs
t _{EHQV1}	Duration of Word/Byte Write Operation (Measured to Valid Status Register Dat	30		3.6		μs
	(mododrod to Fand orado Froglotor Dat	,				'
	Duration of Block Erase Operation (Measured to Valid Status Register Dat	a) 0.2		0.24		s
	Duration of Block Erase Operation	a) 0.2 \overline{WE} Controlled $T_C = -55$ $V_{CC} = 4$	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations T _C = -45 V _{CC} = 4.	Istrial °C to + 85°C 5V to 5.5V	s
[†] Address I	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A ₂₀ -A ₂₄ must be valid during the entire WE L Iectrical Characteristics Parameter	a) 0.2 .ow pulse. \overline{WE} Controlled $\overline{T_C} = -55$ $V_{CC} = 4$ Min	Page Buffer Write Ilitary °C to + 125°C	e Operations T _C = -45 V _{CC} = 4. Min	°C to +85°C	s
[†] Address I	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A ₂₀ -A ₂₄ must be valid during the entire WE L Iectrical Characteristics Parameter Write Cycle Time	a) 0.2 	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations T _C = -45 V _{CC} = 4. Min 140	°C to +85°C 5V to 5.5V	
[†] Address I ACE Symbol t _{AVAV} t _{ELWL}	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A ₂₀ -A ₂₄ must be valid during the entire WE L Iectrical Characteristics Parameter Write Cycle Time CE Setup to WE Going Low	a) 0.2 	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations $T_{C} = -45$ $V_{CC} = 4.$ Min 140 35	°C to +85°C 5V to 5.5V	Units
[†] Address I ACE Symbol	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A ₂₀ -A ₂₄ must be valid during the entire WE L Iectrical Characteristics Parameter Write Cycle Time CE Setup to WE Going Low Address Setup to WE Going Low [†]	a) 0.2 	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations Indu T _C = -45 V _{CC} = 4. Min 140 35 15	°C to +85°C 5V to 5.5V	Units
[†] Address I ACE Symbol t _{AVAV} t _{ELWL}	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A ₂₀ -A ₂₄ must be valid during the entire WE L Iectrical Characteristics Parameter Write Cycle Time CE Setup to WE Going Low Address Setup to WE Going Low [†] Data Setup to WE Going High	a) 0.2 ow pulse. \overline{WE} Controlled $T_C = -55$ $V_{CC} = 4$ Min 160 40 20 70	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations Indu T _C = -45 V _{CC} = 4. Min 140 35 15 60	°C to +85°C 5V to 5.5V	Units ns
[†] Address I ACE Symbol tavav teLWL tavwL	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A ₂₀ -A ₂₄ must be valid during the entire WE L Iectrical Characteristics Parameter Write Cycle Time CE Setup to WE Going Low Address Setup to WE Going Low [†] Data Setup to WE Going High WE Pulse Width Low	a) 0.2 	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations Indu T _C = -45 V _{CC} = 4. Min 140 35 15 60 60	°C to +85°C 5V to 5.5V	Units ns ns ns
[†] Address I ACE Symbol [†] AVAV [†] ELWL [†] AVAV [†] ELWL [†] AVWL [†] DVWH	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A ₂₀ -A ₂₄ must be valid during the entire WE L Iectrical Characteristics Parameter Write Cycle Time CE Setup to WE Going Low Address Setup to WE Going Low [†] Data Setup to WE Going High WE Pulse Width Low Data Hold from WE High	a) 0.2 	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations Indu T _C = -45 V _{CC} = 4. Min 140 35 15 60 60 5	°C to +85°C 5V to 5.5V	Unit: ns ns ns ns
[†] Address I ACE Symbol tavav telwL tavwL tovwH twLWH	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A ₂₀ -A ₂₄ must be valid during the entire WE L Iectrical Characteristics Parameter Write Cycle Time CE Setup to WE Going Low Address Setup to WE Going Low [†] Data Setup to WE Going High WE Pulse Width Low Data Hold from WE High Address Hold from WE High	a) 0.2 	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations Indu T _C = -45 V _{CC} = 4. Min 140 35 15 60 60 5 15 15	°C to +85°C 5V to 5.5V	Units NS NS NS NS NS
[†] Address I ACE Symbol tavav telwl tavwl tovwh twlwh twhDx	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A20-A24 must be valid during the entire WE L Iectrical Characteristics Parameter Write Cycle Time CE Setup to WE Going Low Address Setup to WE Going Low† Data Setup to WE Going High WE Pulse Width Low Data Hold from WE High CE Hold from WE High	a) 0.2 	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations Indu T _C = -45 V _{CC} = 4 Min 140 35 15 60 60 5 15 15 15 15	°C to +85°C 5V to 5.5V	Unit: Unit: ns ns ns ns ns ns
[†] Address I ACE Symbol tavav teLwL tavwL toVwH twLwH twLwH twHDX twHAX	Duration of Block Erase Operation (Measured to Valid Status Register Dat lines A ₂₀ -A ₂₄ must be valid during the entire WE L Iectrical Characteristics Parameter Write Cycle Time CE Setup to WE Going Low Address Setup to WE Going Low [†] Data Setup to WE Going High WE Pulse Width Low Data Hold from WE High Address Hold from WE High	a) 0.2 	Page Buffer Write Ilitary °C to + 125°C 4.5V to 5.5V	e Operations Indu T _C = -45 V _{CC} = 4. Min 140 35 15 60 60 5 15 15	°C to +85°C 5V to 5.5V	Unit S Unit NS NS NS NS NS NS NS

 $^\dagger \text{Address}$ must be valid during the entire $\overline{\text{WE}}$ Low pulse.

Symbol	Parameter	$\begin{array}{l} \mbox{Military} \\ \mbox{T}_{\mbox{C}} = \ -55^{\circ}\mbox{C to} \ +125^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}} = \ 4.5\mbox{V to} \ 5.5\mbox{V} \end{array}$		Industrial $T_{C} = -45^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$		Units
		Min	Мах	Min	Max	
t _{AVAV}	Write Cycle Time	160		140		ns
t _{WLEL}	\overline{WE} Setup to \overline{CE} Going Low	0		0		ns
t _{AVEL}	Address Setup to $\overline{\text{CE}}$ Going Low †	0		0		ns
t _{DVEH}	Data Setup to CE Going High	55		45		ns
t _{ELEH}	CE Pulse Width Low	70		60		ns
t _{EHDX}	Data Hold from \overline{CE} High	40		35		ns
t _{EHAX}	Address Hold from CE High	55		45		ns
t _{EHWH}	\overline{WE} Hold from \overline{CE} High	55		45		ns
t _{EHEL}	CE Pulse Width High	70		60		ns
t _{GHEL}	Read Recovery before Write	0		0		ns
t _{EHGL}	Write Recovery before Read	110		100		ns

 $^\dagger Address$ must be valid during the entire $\overline{\text{CE}}$ Low pulse.

AC Electrical Characteristics Write and Erase Performance (Excluding System Level Overhead)

Symbol	Parameter	Military T _C = -55°C to +125°C V _{CC} = 4.5V to 5.5V		Industrial $T_{C} = -45^{\circ}C \text{ to } +85^{\circ}C \\ V_{CC} = 4.5V \text{ to } 5.5V$		Units
		Тур†	Max	Тур†	Мах	
t _{WHRH1}	Word/Byte Write Time	6		6		μs
t _{WHRH2}	Block Write Time (Byte Write Mode)	0.4	3.0	0.4	2.5	s
t _{WHRH3}	Block Write Time (Word Write Mode)	0.2	1.4	0.2	1.2	s
	Block Erase Time	0.6	1.4	0.6	12	s
	Full Page Erase Time	19.2		19.2		s

 $^{\dagger}\text{25°C},\,\text{V}_{\text{PP}}$ = 12.0V, V_{CC} = 5.0V.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.