

# Advance Information 128K x 36 and 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM

The MCM63P737K and MCM63P819K are 4M–bit synchronous fast static RAMs designed to provide a burstable, high performance, secondary cache. The MCM63P737K (organized as 128K words by 36 bits) and the MCM63P819K (organized as 256K words by 18 bits) integrate input registers, an output register, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K).

Addresses (SA), data inputs (DQx), and all control signals except output enable  $(\overline{G})$ , sleep mode (ZZ), and linear burst order (LBO) are clock (K) controlled through positive–edge–triggered noninverting registers.

Bursts can be initiated with either  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  input pins. Subsequent burst addresses can be generated internally by the MCM63P737K and MCM63P819K (burst sequence operates in linear or interleaved mode dependent upon the state of  $\overline{\text{LBO}}$ ) and controlled by the burst address advance ( $\overline{\text{ADV}}$ ) input pin.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

Synchronous byte write ( $\overline{SBx}$ ), synchronous global write ( $\overline{SGW}$ ), and synchronous write enable ( $\overline{SW}$ ) are provided to allow writes to either individual bytes or to all bytes. The bytes are designated as "a", "b", etc.  $\overline{SBa}$  controls DQa,  $\overline{SBb}$  controls DQb, etc. Individual bytes are written if the selected byte writes  $\overline{SBx}$  are asserted with  $\overline{SW}$ . All bytes are written if either  $\overline{SGW}$  is asserted or if all  $\overline{SBx}$  and  $\overline{SW}$  are asserted.

For read cycles, pipelined SRAMs output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (K).

The MCM63P737K and MCM63P819K operate from a 3.3 V core power supply and all outputs operate on a 2.5 V or 3.3 V power supply. All inputs and outputs are JEDEC standard JESD8–5 compatible.

- MCM63P737K/MCM63P819K–166 = 3.5 ns Access/6 ns Cycle (166 MHz) MCM63P737K/MCM63P819K–150 = 3.8 ns Access/6.7 ns Cycle (150 MHz) MCM63P737K/MCM63P819K–133 = 4 ns Access/7.5 ns Cycle (133 MHz)
- 3.3 V +10%, -5% Core Power Supply, 2.5 V or 3.3 V I/O Supply
- ADSP, ADSC, and ADV Burst Control Pins
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Single–Cycle Deselect Timing
- Internally Self-Timed Write Cycle
- Byte Write and Global Write Control
- Sleep Mode (ZZ)
- JEDEC Standard 100–Pin TQFP and 119–Pin PBGA Packages



REV 1 1/24/00

Semiconductor, Inc

đ

eescal



**MCM63P737K** 

**MCM63P819K** 

\_\_\_\_\_

For More Information On This Product, Go to: www.freescale.com



FUNCTIONAL BLOCK DIAGRAM



\* Valid only for MCM63P737K.



MCM63P737K PIN ASSIGNMENTS



Not to Scale



### MCM63P737K TQFP PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
85	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
84	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
83	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 51, 52, 53, 56, 57, 58, 59, 62, 63 (b) 68, 69, 72, 73, 74, 75, 78, 79, 80 (c) 1, 2, 3, 6, 7, 8, 9, 12, 13 (d) 18, 19, 22, 23, 24, 25, 28, 29, 30	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
86	G	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
89	К	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{G}$ , $\overline{LBO}$ , and ZZ.
31	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
93, 94, 95, 96 (a) (b) (c) (d)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b, c, d). $\overline{SGW}$ overrides $\overline{SBx}$ .
98	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks ADSP or deselects chip when ADSC is asserted.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
88	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the SBx and SW signals. If only byte write signals SBx are being used, tie this pin high.
87	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{SBx}$ pins. If only byte write signals $\overline{SBx}$ are being used, tie this pin low.
64	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation. NOTE: An internal pull-down is included for compatibility with SRAM devices that do not support sleep mode. A 100% pin compatibility can be achieved if ZZ is left open or pulled low.
15, 41, 65, 91	V <sub>DD</sub>	Supply	Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77	V <sub>DDQ</sub>	Supply	I/O Power Supply.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground.
14, 16, 38, 39, 42, 43, 66	NC	<u> </u>	No Connection: There is no connection to the chip.



### MCM63P737K PBGA PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
4B	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
4A	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
4G	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 6K, 7K, 6L, 7L, 6M, 6N, 7N, 6P, 7P (b) 6D, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H (c) 1D, 2D, 1E, 2E, 2F, 1G, 2G, 1H, 2H (d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
4F	G	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
4К	К	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{G}$ , $\overline{LBO}$ , and ZZ.
ЗR	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 2R, 6R, 3T, 4T, 5T	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
4N, 4P	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
5L, 5G, 3G, 3L (a) (b) (c) (d)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b, c, d). SGW overrides SBx.
4E	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks $\overline{\text{ADSP}}$ or deselects chip when $\overline{\text{ADSC}}$ is asserted.
2B	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
6B	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
4H	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the $\overline{SBx}$ and $\overline{SW}$ signals. If only byte write signals $\overline{SBx}$ are being used, tie this pin high.
4M	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{SBx}$ pins. If only byte write signals $\overline{SBx}$ are being used, tie this pin low.
7T	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation. NOTE: An internal pull-down is included for compatibility with SRAM devices that do not support sleep mode. A 100% pin compatibility can be achieved if ZZ is left open or pulled low.
4C, 2J, 4J, 6J, 4R	V <sub>DD</sub>	Supply	Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	V <sub>DDQ</sub>	Supply	I/O Power Supply.
3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H, 3K, 5K, 3M, 5M, 3N, 5N, 3P, 5P	VSS	Supply	Ground.
1B, 7B, 1C, 7C, 4D, 3J, 5J, 4L, 1R, 5R, 7R, 1T, 2T, 6T, 2U, 3U, 4U, 5U, 6U	NC	—	No Connection: There is no connection to the chip.



MCM63P818 PIN ASSIGNMENTS



reescale Semiconductor, Inc

Not to Scale



### MCM63P819K TQFP PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
85	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
84	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
83	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74 (b) 8, 9, 12, 13, 18, 19, 22, 23, 24	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b).
86	G	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
89	К	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{G}$ , $\overline{LBO}$ , and ZZ.
31	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 80, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
93, 94 (a) (b)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b). SGW overrides SBx.
98	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks $\overline{\text{ADSP}}$ or deselects chip when $\overline{\text{ADSC}}$ is asserted.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
88	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the $\overline{SBx}$ and $\overline{SW}$ signals. If only byte write signals $\overline{SBx}$ are being used, tie this pin high.
87	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{SBx}$ pins. If only byte write signals $\overline{SBx}$ are being used, tie this pin low.
64	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation. NOTE: An internal pull-down is included for compatibility with SRAM devices that do not support sleep mode. A 100% pin compatibility can be achieved if ZZ is left open or pulled low.
15, 41, 65, 91	V <sub>DD</sub>	Supply	Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77	VDDQ	Supply	I/O Power Supply.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground.
1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38, 39, 42, 43, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96	NC	—	No Connection: There is no connection to the chip.



### MCM63P819K PBGA PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
4B	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
4A	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
4G	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 6D, 7E, 6F, 7G, 6H, 7K, 6L, 6N, 7P (b) 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b).
4F	G	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
4К	К	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{G}$ , $\overline{LBO}$ , and ZZ.
3R	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 2R, 6R, 2T, 3T, 5T, 6T	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
4N, 4P	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
5L, 3G (a) (b)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b). $\overline{SGW}$ overrides $\overline{SBx}$ .
4E	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks ADSP or deselects chip when ADSC is asserted.
2B	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
6B	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
4H	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the $\overline{SBx}$ and $\overline{SW}$ signals. If only byte write signals $\overline{SBx}$ are being used, tie this pin high.
4M	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{SBx}$ pins. If only byte write signals $\overline{SBx}$ are being used, tie this pin low.
7T	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation. NOTE: An internal pull–down is included for compatibility with SRAM devices that do not support sleep mode. A 100% pin compatibility can be achieved if ZZ is left open or pulled low.
4C, 2J, 4J, 6J, 4R	V <sub>DD</sub>	Supply	Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	VDDQ	Supply	I/O Power Supply.
3D, 5D, 3E, 5E, 3F, 5F, 5G, 3H, 5H, 3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P	V <sub>SS</sub>	Supply	Ground.
1B, 7B, 1C, 7C, 2D, 4D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 3J, 5J, 1K, 6K, 2L, 4L, 7L, 6M, 2N, 7N, 1P, 6P, 1R, 5R, 7R, 1T, 4T, 2U, 3U, 4U, 5U, 6U	NC	_	No Connection: There is no connection to the chip.



#### TRUTH TABLE (See Notes 1 Through 5)

Next Cycle	Address Used	SE1	SE2	SE3	ADSP	ADSC	ADV	<u>G</u> 3	DQx	Write <sup>2, 4</sup>
Deselect	None	1	Х	Х	Х	0	Х	Х	High–Z	Х
Deselect	None	0	Х	1	0	Х	Х	Х	High–Z	Х
Deselect	None	0	0	Х	0	Х	Х	Х	High–Z	Х
Deselect	None	Х	Х	1	1	0	Х	Х	High–Z	Х
Deselect	None	Х	0	Х	1	0	Х	Х	High–Z	Х
Begin Read	External	0	1	0	0	Х	Х	Х	High–Z	Х
Begin Read	External	0	1	0	1	0	Х	Х	High–Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	1	High–Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	0	DQ	READ
Continue Read	Next	1	Х	Х	Х	1	0	1	High–Z	READ
Continue Read	Next	1	Х	Х	Х	1	0	0	DQ	READ
Suspend Read	Current	Х	Х	Х	1	1	1	1	High–Z	READ
Suspend Read	Current	Х	Х	Х	1	1	1	0	DQ	READ
Suspend Read	Current	1	Х	Х	Х	1	1	1	High–Z	READ
Suspend Read	Current	1	Х	Х	Х	1	1	0	DQ	READ
Begin Write	External	0	1	0	1	0	Х	Х	High–Z	WRITE
Continue Write	Next	Х	Х	Х	1	1	0	Х	High–Z	WRITE
Continue Write	Next	1	Х	Х	Х	1	0	Х	High–Z	WRITE
Suspend Write	Current	Х	Х	Х	1	1	1	Х	High–Z	WRITE
Suspend Write	Current	1	Х	Х	Х	1	1	Х	High–Z	WRITE

#### NOTES:

1. X = don't care. 1 = logic high. 0 = logic low.

2. Write is defined as either 1) any  $\overline{SBx}$  and  $\overline{SW}$  low or 2)  $\overline{SGW}$  is low.

3. G is an asynchronous signal and is not sampled by the clock K. G drives the bus immediately (tGLQX) following G going low.

4. On write cycles that follow read cycles, G must be negated prior to the start of the write cycle to ensure proper write data setup times. G must also remain negated at the completion of the write cycle to ensure proper write data hold times.

### ASYNCHRONOUS TRUTH TABLE

Operation	ZZ	G	I/O Status
Read	L	L	Data Out (DQx)
Read	L	н	High–Z
Write	L	Х	High–Z
Deselected	L	Х	High–Z
Sleep	Н	Х	High–Z

### LINEAR BURST ADDRESS TABLE ( $\overline{LBO} = V_{SS}$ )

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X10	X X11	X X00
X X10	X X11	X X00	X X01
X X11	X X00	X X01	X X10

### **INTERLEAVED BURST ADDRESS TABLE** ( $\overline{LBO} = V_{DD}$ )

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	X X11	X X00	X X01
X X11	X X10	X X01	X X00



### WRITE TRUTH TABLE

Cycle Type	SGW	SW	SBa	SBb	SBc (See Note 1)	SBd (See Note 1)
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte a	Н	L	L	Н	Н	Н
Write Byte b	Н	L	Н	L	Н	Н
Write Byte c (See Note 1)	Н	L	Н	Н	L	Н
Write Byte d (See Note 1)	Н	L	Н	Н	Н	L
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

NOTE:

1. Valid only for MCM63P737K.

#### ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit	Notes
Power Supply Voltage	V <sub>DD</sub>	V <sub>SS</sub> – 0.5 to 4.6	V	
I/O Supply Voltage	VDDQ	$V_{SS} - 0.5$ to $V_{DD}$	V	
Input Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>DD</sub>	V <sub>in</sub> , V <sub>out</sub>	V <sub>SS</sub> – 0.5 to V <sub>DD</sub> + 0.5	V	
Input Voltage (Three–State I/O)	VIT	V <sub>SS</sub> – 0.5 to V <sub>DDQ</sub> + 0.5	V	
Output Current (per I/O)	l <sub>out</sub>	±20	mA	
Package Power Dissipation	PD	1.6	W	2
Temperature Under Bias	T <sub>bias</sub>	-10 to 85	°C	
Storage Temperature	T <sub>stg</sub>	-55 to 125	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTES:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

2. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.

### PACKAGE THERMAL CHARACTERISTICS

Rating		Symbol	Max	Unit	Notes
TQFP					
Junction to Ambient (@ 200 lfm)	Single–Layer Board Four–Layer Board	$R_{ heta JA}$	40 25	°C/W	1, 2
Junction to Board (Bottom)		R <sub>θJB</sub>	17	°C/W	3
Junction to Case (Top)		R <sub>θJC</sub>	9	°C/W	4
PBGA					
Junction to Ambient (@ 200 lfm)	Single–Layer Board Four–Layer Board	R <sub>θJA</sub>	38 22	°C/W	1, 2
Junction to Board (Bottom)		R <sub>θJB</sub>	14	°C/W	3
Junction to Case (Top)		R <sub>θJC</sub>	5	°C/W	4

NOTES:

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.

2. Per SEMI G38-87.

3. Indicates the average thermal resistance between the die and the printed circuit board.

4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).



### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

#### RECOMMENDED OPERATING CONDITIONS AND DC CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
2.5 V I/O SUPPLY	VDD 3.135 3.3 3.465 V   VDDQ 2.375 2.5 2.9 V   VIL -0.3* - 0.7 V   VIH 1.7 - VDDQ+0.3** V   VIH2 1.7 - VDDQ+0.3** V   VOL - - 0.7 V   VOH 1.7 - - V   VOH 1.7 - - V   VDD 3.135 3.3 3.465 V   VDDQ 3.135 3.3 VDD V   VIL -0.5* - 0.8 V   VIH 2 - VDDQ+0.5****				
Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.465	V
I/O Supply Voltage	V <sub>DDQ</sub>	2.375	2.5	2.9	V
Input Low Voltage	VIL	-0.3*	-	0.7	V
Input High Voltage	VIH	1.7	-	V <sub>DD</sub> + 0.3**	V
Input High Voltage I/O Pins	V <sub>IH2</sub>	1.7	-	V <sub>DDQ</sub> + 0.3**	V
Output Low Voltage (I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	—	-	0.7	V
Output High Voltage ( $I_{OH} = -2 \text{ mA}$ )	VOH	1.7	-	-	V
3.3 V I/O SUPPLY	-	•	•		
Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.465	V
I/O Supply Voltage	V <sub>DDQ</sub>	3.135	3.3	V <sub>DD</sub>	V
Input Low Voltage	VIL	-0.5*	-	0.8	V
Input High Voltage	VIH	2	-	V <sub>DD</sub> + 0.5***	V
Input High Voltage I/O Pins	V <sub>IH2</sub>	2	-	V <sub>DDQ</sub> + 0.5***	V
Output Low Voltage (I <sub>OL</sub> = 8 mA)	V <sub>OL</sub>	—	-	0.4	V
Output High Voltage (I <sub>OH</sub> = -4 mA)	VOH	2.4	_	—	V

\* Undershoot: VIL > -1.0 V for t < 20% t<sub>KHKH</sub>.

\*\* Overshoot:  $V_{IH/V_{IH2}} < V_{DD}/V_{DDQ} + 1.0 V$  (not to exceed 3.6 V) for t < 20% t<sub>KHKH</sub>.

\*\*\* Overshoot: VIH/VIH2 < VDD/VDDQ + 1.0 V (not to exceed 4.6 V) for t < 20% tKHKH.

### SUPPLY CURRENTS

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Input Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ V <sub>DD</sub> )	I <sub>lkg(I)</sub>	—	—	±1	μΑ	1
Output Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ V <sub>DDQ</sub> )	I <sub>lkg(O)</sub>	—	—	±1	μΑ	
AC Supply Current (Device Selected, All Outputs Open, Freq = Max)MCM63P737K/819K-160Includes VDD OnlyMCM63P737K/819K-150		—	-	500/430 470/400 450/380	mA	2, 3, 4
CMOS Standby Supply Current (Device Deselected, Freq = 0, V <sub>DD</sub> = Max, All Inputs Static at CMOS Levels)	I <sub>SB2</sub>	_	-	30	mA	5, 6
Sleep Mode Supply Current (Device Deselected, Freq = Max, $V_{DD}$ = Max, All Other Inputs Static at CMOS Levels, $ZZ \ge V_{DD} - 0.2 \text{ V}$ )	IZZ	—	-	15	mA	1, 5, 6
TTL Standby Supply Current (Device Deselected, Freq = 0, V <sub>DD</sub> = Max, All Inputs Static at TTL Levels)	I <sub>SB3</sub>	—	_	35	mA	5, 7
Clock Running (Device Deselected, Freq = Max, VDD = Max, All Inputs Toggling at CMOS Levels)MCM63P737K/819K-160 MCM63P737K/819K-150 MCM63P737K/819K-133		—	-	185/170 175/160 160/145	mA	5, 6
Static Clock RunningMCM63P737K/819K-160(Device Deselected,MCM63P737K/819K-150Freq = Max, VDD = Max, All InputsMCM63P737K/819K-130Static at TTL Levels)MCM63P737K/819K-130	)	_	_	75/65 70/60 65/55	mA	5, 7

NOTES:

1.  $\overline{\text{LBO}}$  and ZZ pins have an internal pull–up and pull–down, respectively; and will exhibit leakage currents of  $\pm 5 \ \mu\text{A}$ .

2. Reference AC Operating Conditions and Characteristics for input and timing.

3. All addresses transition simultaneously low (LSB) then high (MSB).

4. Data states are all zero.

5. Device is deselected as defined by the Truth Table.

6. CMOS levels for I/Os are  $V_{IT} \le V_{SS} + 0.2 \text{ V or} \ge V_{DDQ} - 0.2 \text{ V}$ . CMOS levels for other inputs are  $V_{in} \le V_{SS} + 0.2 \text{ V or} \ge V_{DD} - 0.2 \text{ V}$ . 7. TTL levels for I/Os are  $V_{IT} \le V_{IL}$  or  $\ge V_{IH2}$ . TTL levels for other inputs are  $V_{in} \le V_{IL}$  or  $\ge V_{IH2}$ .



Parameter	Symbol	Min	Тур	Мах	Unit
Input Capacitance	C <sub>in</sub>	_	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	_	7	8	pF

### AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>D</sub> = 3.3 V +10%, -5%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level ..... 1.5 V Input Pulse Levels ..... 0 to 3.0 V Input Rise/Fall Time ..... 1.0 V/ns (20% to 80%) Output Timing Reference Level ..... 1.5 V Output Load ...... See Figure 2 Unless Otherwise Noted

#### READ/WRITE CYCLE TIMING (See Notes 1 and 2)

				MCM63P737K-166 MCM63P819K-166		MCM63P737K-150 MCM63P819K-150		MCM63P737K-133 MCM63P819K-133		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time		<sup>t</sup> KHKH	6	-	6.7	—	7.5	—	ns	
Clock High Pulse	e Width	<sup>t</sup> KHKL	2.4	-	2.6	—	3	—	ns	3
Clock Low Pulse	Width	<sup>t</sup> KLKH	2.4	—	2.6	—	3	—	ns	3
Clock Access Tir	ne	<sup>t</sup> KHQV	-	3.5	—	3.8	—	4	ns	
Output Enable to	Output Valid	<sup>t</sup> GLQV	—	3.5	—	3.5	—	3.8	ns	
Clock High to Output Active		<sup>t</sup> KHQX1	0	—	0	—	0	—	ns	4, 5
Clock High to Output Change		<sup>t</sup> KHQX2	1.5	—	1.5	—	1.5	—	ns	4
Output Enable to Output Active		<sup>t</sup> GLQX	0	-	0	—	0	—	ns	4, 5
Output Disable to	Output Disable to Q High–Z		-	3.5	—	3.5	—	3.8	ns	4, 5
Clock High to Q I	High–Z	<sup>t</sup> KHQZ	1.5	3.5	1.5	3.5	1.5 3.5		ns	4, 5
Setup Times:	Address ADSP, ADSC, ADV Data In Write Chip Enable	<sup>t</sup> ADKH <sup>t</sup> ADSKH <sup>t</sup> DVKH <sup>t</sup> WVKH <sup>t</sup> EVKH	1.5	_	1.5	_	1.5	_	ns	
Hold Times:	Address ADSP, ADSC, ADV Data In Write Chip Enable	<sup>t</sup> KHAX <sup>t</sup> KHADSX <sup>t</sup> KHDX <sup>t</sup> KHWX <sup>t</sup> KHEX	0.5	—	0.5	_	0.5	—	ns	

NOTES:

1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high, and SE3 low whenever ADSP or ADSC is asserted.

2. All read and write cycle timings are referenced from K or  $\overline{G}$ .

3. In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at VDDQ/2. In some design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is given in the AC Test Conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels.

4. This parameter is sampled and not 100% tested.

5. Measured at ±200 mV from steady state.



Figure 1. AC Test Load









Figure 3. Unloaded Rise and Fall Time Characterization









MOTOROLA FAST SRAM

For More Information On This Product, Go to: www.freescale.com MCM63P737K•MCM63P819K 15



### **APPLICATION INFORMATION**

#### **SLEEP MODE**

A sleep mode feature, the ZZ pin, has been implemented on the MCM63P737K and MCM63P819K. It allows the system designer to place the RAM in the lowest possible power condition by asserting ZZ. The Sleep Mode Timing diagram shows the different modes of operation: Normal Operation, No READ/WRITE Allowed, and Sleep Mode. Each mode has its own set of constraints and conditions that are allowed.

Normal Operation: All inputs must meet setup and hold times prior to sleep and tZZREC nanoseconds after recovering from sleep. Clock (K) must also meet cycle, high, and low times during these periods. Two cycles prior to sleep, initiation of either a read or write operation is not allowed.

No READ/WRITE: During the period of time just prior to sleep and during recovery from sleep, the assertion of either ADSC, ADSP, or any write signal is not allowed. If a write operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM can not be guaranteed immediately after ZZ is asserted (prior to being in sleep).

Sleep Mode: The RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current (I77). All inputs are allowed to toggle - the RAM will not be selected and perform any reads or writes. However, if inputs toggle, the IZZ (max) specification will not be met.

Note: It is invalid to go from stop clock mode directly into sleep mode.

#### NON-BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for high end MPU-based systems, these SRAMs can be used in other high speed memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM63P737K and MCM63P819K. The burst counter feature of the BurstRAMs can be disabled, and the SRAMs can be configured to act upon a continuous stream of addresses. See Figure 5.

#### CONTROL PIN TIE VALUES EXAMPLE $(H \ge V_{IH}, L \le V_{IL})$

Non-Burst	ADSP	ADSC	ADV	SE1	SE2	LBO
Sync Non–Burst, Pipelined SRAM	Н	L	Н	L	Н	Х

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.



Figure 4. Example Configuration as Non–Burst Synchronous SRAM



### **ORDERING INFORMATION**

(Order by Full Part Number)





### PACKAGE DIMENSIONS

**TQ PACKAGE** TQFP



R1

Δ1

12

L L1

VIEW AB



- SEATING PENNE -C-. 6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE
- DETERMINED AT DATUM PLANE -H-. 7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018).

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
A		1.60		0.063		
A1	0.05	0.15	0.002	0.005		
A2	1.35	1.45	0.053	0.057		
b	0.22	0.38	0.009	0.015		
b1	0.22	0.33	0.009	0.013		
C	0.22	0.33	0.003	0.008		
c1	0.09	0.16	0.004	0.006		
D	22.00		0.866			
D1	20.00		0.787 BSC			
E		BSC	0.630 BSC			
E1		BSC		BSC		
e	0.65		0.026 BSC			
L	0.45	0.75	0.018	0.030		
L1	1.00	REF	0.039 REF			
L2		REF	0.020 REF			
S	0.20		0.008			
R1	0.08		0.003			
R2	0.08	0.20	0.003	0.008		
θ	0 °	7 °	0 °	7°		
θ1	0 °		0 °			
θ2	11 °	13 °	11 °	13°		
θ3	11 °	13 °	11 °	13°		



**ZP PACKAGE** 7 x 17 BUMP PBGA CASE 999-02





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *Q* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447 Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 1-602-244-6609 Motorola Fax Back System – US & Canada ONLY 1-800-774-1848 – http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T., Hong Kong. 852-26668334

CUSTOMER FOCUS CENTER: 1-800-521-6274



<sup>()</sup>For More Information On This Product, Go to: www.freescale.com