Order this document by MCM63P837/D

# Product Preview 256K x 36 and 512K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM

The MCM63P837 and MCM63P919 are 8M–bit synchronous fast static RAMs designed to provide a burstable, high performance, secondary cache for the PowerPC<sup>™</sup> and other high performance microprocessors. The MCM63P837 (organized as 256K words by 36 bits) and the MCM63P919 (organized as 512K words by 18 bits) are fabricated in Motorola's high performance silicon gate CMOS technology. Synchronous design allows precise cycle control with the use of an external clock (K).

Addresses (SA), data inputs (DQx), and all control signals except output enable  $(\overline{G})$ , sleep mode (ZZ), and linear burst order (LBO) are clock (K) controlled through positive–edge–triggered noninverting registers.

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM63P837 and MCM63P919 (burst sequence operates in linear or interleaved mode dependent upon the state of LBO) and controlled by the burst address advance (ADV) input pin.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

Synchronous byte write ( $\overline{SBx}$ ), synchronous global write ( $\overline{SGW}$ ), and synchronous write enable ( $\overline{SW}$ ) are provided to allow writes to either individual bytes or to all bytes. The bytes are designated as "a", "b", etc.  $\overline{SBa}$  controls DQa,  $\overline{SBb}$  controls DQb, etc. Individual bytes are written if the selected byte writes  $\overline{SBx}$  are asserted with  $\overline{SW}$ . All bytes are written if either  $\overline{SGW}$  is asserted or if all  $\overline{SBx}$  and  $\overline{SW}$  are asserted.

For read cycles, pipelined SRAMs output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (K).

The MCM63P837 and MCM63P919 operate from a 3.3 V core power supply. All outputs operate on a 2.5 V or 3.3 V power supply. All inputs and outputs are JEDEC standard JESD8–A and JESD8–5 compatible.

- MCM63P837/MCM63P919–225 = 2.6 ns Access/4.4 ns Cycle (225 MHz) MCM63P837/MCM63P919–200 = 3 ns Access/5 ns Cycle (200 MHz) MCM63P837/MCM63P919–166 = 3.5 ns Access/6 ns Cycle (166 MHz)
- 3.3 V ±5% Core Power Supply, 2.5 V or 3.3 V I/O Supply
- ADSP, ADSC, and ADV Burst Control Pins
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Single-Cycle Deselect Timing
- Internally Self-Timed Write Cycle
- Byte Write and Global Write Control
- Sleep Mode (ZZ)
- Simplified JTAG
- JEDEC Standard 100–Pin TQFP and 119–Bump PBGA Packages

The PowerPC name is a trademark of IBM Corp., used under license therefrom.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

REV 1 8/27/99



MCM63P837

MCM63P919



© Motorola, Inc. 1999

For More Information On This Product, Go to: www.freescale.com



FUNCTIONAL BLOCK DIAGRAM





MCM63P837 PIN ASSIGNMENTS





### MCM63P837 TQFP PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
85	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
84	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
83	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 51, 52, 53, 56, 57, 58, 59, 62, 63 (b) 68, 69, 72, 73, 74, 75, 78, 79, 80 (c) 1, 2, 3, 6, 7, 8, 9, 12, 13 (d) 18, 19, 22, 23, 24, 25, 28, 29, 30	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
86	G	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
89	К	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{G}$ , $\overline{LBO}$ , and ZZ.
31	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium).
32, 33, 34, 35, 44, 43, 45, 46, 47, 48, 49, 50, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1, SA0	Input	Synchronous Address Inputs: these pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
93, 94, 95, 96 (a) (b) (c) (d)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b, c, d). $\overline{SGW}$ overrides $\overline{SBx}$ .
98	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks ADSP or deselects chip when ADSC is asserted.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
88	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the $\overline{SBx}$ and $\overline{SW}$ signals. If only byte write signals $\overline{SBx}$ are being used, tie this pin high.
87	SW SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{SBx}$ pins. If only byte write signals $\overline{SBx}$ are being used, tie this pin low.
64	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation.
15, 41, 65, 91	V <sub>DD</sub>	Supply	Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77	V <sub>DDQ</sub>	Supply	I/O Power Supply.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V <sub>SS</sub>	Supply	Ground.
14, 16, 38, 39, 42, 66	NC	_	No Connection: There is no connection to the chip.



### MCM63P837 PBGA PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
4B	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
4A	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
4G	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 6K, 7K, 6L, 7L, 6M, 6N, 7N, 6P, 7P (b) 6D, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H (c) 1D, 2D, 1E, 2E, 2F, 1G, 2G, 1H, 2H (d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
4F	G	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
4К	К	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{G}$ , $\overline{LBO}$ , and ZZ.
3R	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium).
2A, 3A, 5A, 6A, 3B, 5B, 6B, 2C, 3C, 5C, 6C, 2R, 6R, 3T, 4T, 5T	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
4N, 4P	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
5L, 5G, 3G, 3L (a) (b) (c) (d)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b, c, d). $\overline{SGW}$ overrides $\overline{SBx}$ .
4E	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks ADSP or deselects chip when ADSC is asserted.
2B	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
4H	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the $\overline{SBx}$ and $\overline{SW}$ signals. If only byte write signals $\overline{SBx}$ are being used, tie this pin high.
4M	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{SBx}$ pins. If only byte write signals $\overline{SBx}$ are being used, tie this pin low.
4U	тск	Input	Boundary Scan Pin, Test Clock: If boundary scan is not used, TCK must be tied to $V_{DD}$ or $V_{SS}$ .
3U	TDI	Input	Boundary Scan Pin, Test Data In.
5U	TDO	Output	Boundary Scan Pin, Test Data Out.
2U	TMS	Input	Boundary Scan Pin, Test Mode Select.
6U	TRST	Input	Boundary Scan Pin, Asynchronous Test Reset: If boundary scan is not used, $\overline{\text{TRST}}$ must be tied to $\text{V}_{SS}.$
7T	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation.
4C, 2J, 4J, 6J, 4R	V <sub>DD</sub>	Supply	Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	VDDQ	Supply	I/O Power Supply.
3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H, 3K, 5K, 3M, 5M, 3N, 5N, 3P, 5P	VSS	Supply	Ground.
1B, 7B, 1C, 7C, 4D, 3J, 5J, 4L, 1R, 5R, 7R, 1T, 2T, 6T	NC	-	No Connection: There is no connection to the chip.



**MCM63P919 PIN ASSIGNMENTS** 





## MCM63P919 TQFP PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
85	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
84	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
83	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74 (b) 8, 9, 12, 13, 18, 19, 22, 23, 24	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b).
86	G	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
89	к	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{G}$ , $\overline{LBO}$ , and ZZ.
31	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium).
32, 33, 34, 35, 43, 44, 45, 46, 47, 48, 49, 50, 80, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
93, 94 (a) (b)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b). $\overline{SGW}$ overrides $\overline{SBx}$ .
98	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks $\overline{\text{ADSP}}$ or deselects chip when $\overline{\text{ADSC}}$ is asserted.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
88	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the $\overline{SBx}$ and $\overline{SW}$ signals. If only byte write signals $\overline{SBx}$ are being used, tie this pin high.
87	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{SBx}$ pins. If only byte write signals $\overline{SBx}$ are being used, tie this pin low.
64 SUBJ	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation.
15, 41, 65, 91	V <sub>DD</sub>	Supply	Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77	VDDQ	Supply	I/O Power Supply.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V <sub>SS</sub>	Supply	Ground.
1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38, 39, 42, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96	NC	—	No Connection: There is no connection to the chip.



### MCM63P919 PBGA PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
4B	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
4A	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
4G	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 6D, 7E, 6F, 7G, 6H, 7K, 6L, 6N, 7P (b) 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b).
4F	G	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
4К	К	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{G}$ , $\overline{LBO}$ , and ZZ.
3R	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium).
2A, 3A, 5A, 6A, 3B, 5B, 6B, 2C, 3C, 5C, 6C, 2R, 6R, 2T, 3T, 5T, 6T	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
4N, 4P	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
5L, 3G (a) (b)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b). $\overline{SGW}$ overrides $\overline{SBx}$ .
4E	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks ADSP or deselects chip when ADSC is asserted.
2B	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
4H	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the $\overline{SBx}$ and $\overline{SW}$ signals. If only byte write signals $\overline{SBx}$ are being used, tie this pin high.
4M	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{SBx}$ pins. If only byte write signals $\overline{SBx}$ are being used, tie this pin low.
40	ТСК	Input	Boundary Scan Pin, Test Clock: If boundary scan is not used, TCK must be tied to $V_{\mbox{DD}}$ or $V_{\mbox{SS}}.$
3U	TDI	Input	Boundary Scan Pin, Test Data In.
5U	TDO	Output	Boundary Scan Pin, Test Data Out.
2U	TMS	Input	Boundary Scan Pin, Test Mode Select.
6U	TRST	Input	Boundary Scan Pin, Asynchronous Test Reset: If boundary scan is not used, $\overline{\text{TRST}}$ must be tied to VSS.
7T	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation.
4C, 2J, 4J, 6J, 4R	V <sub>DD</sub>	Supply	Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	V <sub>DDQ</sub>	Supply	I/O Power Supply.
3D, 5D, 3E, 5E, 3F, 5F, 5G, 3H, 5H, 3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P	V <sub>SS</sub>	Supply	Ground.
1B, 7B, 1C, 7C, 2D, 4D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 3J, 5J, 1K, 6K, 2L, 4L, 7L, 6M, 2N, 7N, 1P, 6P, 1R, 5R, 7R, 1T, 4T	NC		No Connection: There is no connection to the chip.



### TRUTH TABLE (See Notes 1 Through 5)

Next Cycle	Address Used	SE1	SE2	SE3	ADSP	ADSC	ADV	<u>G</u> 3	DQx	Write <sup>2, 4</sup>
Deselect	None	1	Х	Х	Х	0	Х	Х	High–Z	Х
Deselect	None	0	Х	1	0	Х	Х	Х	High–Z	Х
Deselect	None	0	0	Х	0	Х	Х	Х	High–Z	Х
Deselect	None	Х	Х	1	1	0	Х	Х	High–Z	Х
Deselect	None	Х	0	Х	1	0	Х	Х	High–Z	Х
Begin Read	External	0	1	0	0	Х	Х	Х	High–Z	Х
Begin Read	External	0	1	0	1	0	Х	Х	High–Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	1	High–Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	0	DQ	READ
Continue Read	Next	1	Х	Х	Х	1	0	1	High–Z	READ
Continue Read	Next	1	Х	Х	Х	1	0	0	DQ	READ
Suspend Read	Current	Х	Х	Х	1	1	1	1	High–Z	READ
Suspend Read	Current	Х	Х	Х	1	1	1	0	DQ	READ
Suspend Read	Current	1	Х	Х	Х	1	1	1	High–Z	READ
Suspend Read	Current	1	Х	Х	Х	1	1	0	DQ	READ
Begin Write	External	0	1	0	1	0	Х	X	High–Z	WRITE
Continue Write	Next	Х	Х	Х	1	1	0	X	High–Z	WRITE
Continue Write	Next	1	Х	Х	Х	1	0	Х	High-Z	WRITE
Suspend Write	Current	Х	Х	Х	1	1	1	Х	High–Z	WRITE
Suspend Write	Current	1	Х	Х	Х	1	1	X	High–Z	WRITE

### NOTES:

1. X = don't care. 1 = logic high. 0 = logic low.

2. Write is defined as either 1) any  $\overline{SBx}$  and  $\overline{SW}$  low or 2)  $\overline{SGW}$  is low.

3.  $\overline{G}$  is an asynchronous signal and is not sampled by the clock K.  $\overline{G}$  drives the bus immediately (t<sub>GLQX</sub>) following  $\overline{G}$  going low. 4. On write cycles that follow read cycles,  $\overline{G}$  must be negated prior to the start of the write cycle to ensure proper write data setup times.  $\overline{G}$  must also remain negated at the completion of the write cycle to ensure proper write data hold times.

### **ASYNCHRONOUS TRUTH TABLE**

Operation	ZZ	G	I/O Status
Read	L	L	Data Out (DQx)
Read	LG	н	High–Z
Write	Ļ	x	High–Z
Deselected		X	High–Z
Sleep	Н	Х	High–Z

## LINEAR BURST ADDRESS TABLE ( $\overline{LBO} = V_{SS}$ )

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X10	X X11	X X00
X X10	X X11	X X00	X X01
X X11	X X00	X X01	X X10

### INTERLEAVED BURST ADDRESS TABLE (LBO = VDD)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	X X11	X X00	X X01
X X11	X X10	X X01	X X00



### WRITE TRUTH TABLE

Cycle Type	SGW	SW	SBa	SBb	SBc (See Note 1)	SBd (See Note 1)
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	н	Н	Н
Write Byte a	Н	L	L	н	Н	Н
Write Byte b	Н	L	Н	L	Н	Н
Write Byte c (See Note 1)	Н	L	Н	н	L	Н
Write Byte d (See Note 1)	Н	L	Н	н	Н	L
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

NOTE:

1. Valid only for MCM63P837.

## ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit	Notes
Power Supply Voltage	V <sub>DD</sub>	V <sub>SS</sub> – 0.5 to 4.6	V	
I/O Supply Voltage	V <sub>DDQ</sub>	$V_{SS} - 0.5$ to $V_{DD}$	V	2
Input Voltage Relative to $V_{SS}$ for Any Pin Except $V_{DD}$	V <sub>in</sub> , V <sub>out</sub>	V <sub>SS</sub> – 0.5 to V <sub>DD</sub> + 0.5	V	2
Input Voltage (Three–State I/O)	VIT	V <sub>SS</sub> – 0.5 to V <sub>DDQ</sub> + 0.5	V	2
Output Current (per I/O)	l <sub>out</sub>	±20	mA	
Package Power Dissipation	PD	1.6	W	3
Temperature Under Bias	T <sub>bias</sub>	-10 to 85	°C	
Storage Temperature	T <sub>stg</sub>	-55 to 125	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

IT.

NOTES:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

2. This is a steady-state DC parameter that is in effect after the power supply has achieved its nominal operating level. Power sequencing is not necessary.

3. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.



### PACKAGE THERMAL CHARACTERISTICS

Rating		Symbol	Max	Unit	Notes
TQFP					
Junction to Ambient (@ 200 lfm)	Single–Layer Board Four–Layer Board	R <sub>θJA</sub>	40 25	°C/W	1, 2
Junction to Board (Bottom)		R <sub>θJB</sub>	17	°C/W	3
Junction to Case (Top)		R <sub>θJC</sub>	9	°C/W	4
PBGA					
Junction to Ambient (@ 200 lfm)	Single–Layer Board Four–Layer Board	R <sub>θJA</sub>	38 22	°C/W	1, 2
Junction to Board (Bottom)		R <sub>θJB</sub>	14	°C/W	3

NOTES:

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.

2. Per SEMI G38-87.

Junction to Case (Top)

3. Indicates the average thermal resistance between the die and the printed circuit board.

4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).

## DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} \pm 5\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

## RECOMMENDED OPERATING CONDITIONS AND DC CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
2.5 V I/O SUPPLY					
Supply Voltage	VDD	3.135	3.3	3.465	V
I/O Supply Voltage	V <sub>DDQ</sub>	2.375	2.5	2.9	V
Input Low Voltage	VIL	-0.3*	—	0.7	V
Input High Voltage	VIH	1.7	—	V <sub>DD</sub> + 0.3**	V
Input High Voltage I/O Pins	V <sub>IH2</sub>	1.7	—	V <sub>DDQ</sub> + 0.3**	V
Output Low Voltage (I <sub>OL</sub> = 2 mA)	VOL	—	—	0.7	V
Output High Voltage (I <sub>OH</sub> = -2 mA)	VOH	1.7	—	—	V
3.3 V I/O SUPPLY					
Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.465	V
I/O Supply Voltage	V <sub>DDQ</sub>	3.135	3.3	V <sub>DD</sub>	V
Input Low Voltage	VIL	-0.5*	—	0.8	V
Input High Voltage	VIH	2	—	V <sub>DD</sub> + 0.5**	V
Input High Voltage I/O Pins	V <sub>IH2</sub>	2	—	V <sub>DDQ</sub> + 0.5**	V
Output Low Voltage (I <sub>OL</sub> = 8 mA)	V <sub>OL</sub>	_	_	0.4	V
Output High Voltage (I <sub>OH</sub> = -4 mA)	VOH	2.4	_	_	V

\* Undershoot: VIL  $\leq$  -1.5 V for t < 20% tKHKH.

\*\* Overshoot:  $V_{IH}/V_{IH2} \le V_{DD}/V_{DDQ} + 1.0 V$  (not to exceed 4.6 V) for t < 20% t<sub>KHKH</sub>.

5

 $R_{\theta JC}$ 

°C/W

4



### SUPPLY CURRENTS

Parameter		Symbol	Min	Тур	Max	Unit	Notes
Input Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ V <sub>DD</sub> )		l <sub>lkg(l)</sub>	_	—	±1	μA	1
Output Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ V <sub>D</sub> [	DQ)	l <sub>lkg(O)</sub>	_	—	±1	μA	
AC Supply Current (Device Selected, All Outputs Open, Freq = Max) Includes V <sub>DD</sub> Only	MCM63P837/919–225 MCM63P837/919–200 MCM63P837/919–166	IDDA	_	_	TBD	mA	2, 3, 4
CMOS Standby Supply Current (Device Deselected, Freq = 0, $V_{DD}$ = Max, All Inputs Static at CMOS Levels)		I <sub>SB2</sub>	_	—	TBD	mA	5, 6
Sleep Mode Supply Current (Device Deselected, Freq = Max, $V_{DD}$ = Max, All Other Inputs Static at CMOS Levels, $ZZ \ge V_{DD} - 0.2 \text{ V}$ )		IZZ	_	_	TBD	mA	1, 5, 6
TTL Standby Supply Current (Device Des $V_{DD}$ = Max, All Inputs Static at TTL Leve		ISB3	_	-	TBD	mA	5, 7
Clock Running (Device Deselected, Freq = Max, VDD = Max, All InputsMCM63P837/919-225 MCM63P837/919-200 MCM63P837/919-166Toggling at CMOS Levels)MCM63P837/919-166		I <sub>SB4</sub>	_	-	TBD	mA	5, 6
Static Clock Running (Device Deselected, Freq = Max, V <sub>DD</sub> = Max, All Inputs Static at TTL Levels)	MCM63P837/919–225 MCM63P837/919–200 MCM63P837/919–166	I <sub>SB5</sub>	_		TBD	mA	5, 7

NOTES:

1.  $\overline{\text{LBO}}$  and ZZ pins have an internal pull-up and pull-down, and will exhibit leakage currents of  $\pm 5 \,\mu\text{A}$ .

2. Reference AC Operating Conditions and Characteristics for input and timing.

3. All addresses transition simultaneously low (LSB) then high (MSB).

4. Data states are all zero.

5. Device is deselected as defined by the Truth Table.

6. CMOS levels for I/Os are  $V_{IT} \le V_{SS} + 0.2 \text{ V or } \ge V_{DDQ} - 0.2 \text{ V}$ . CMOS levels for other inputs are  $V_{in} \le V_{SS} + 0.2 \text{ V or } \ge V_{DD} - 0.2 \text{ V}$ . 7. TTL levels for I/Os are  $V_{IT} \le V_{IL}$  or  $\ge V_{IH2}$ . TTL levels for other inputs are  $V_{in} \le V_{IL}$  or  $\ge V_{IL}$ .

CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 0 to 70°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C <sub>in</sub>	-	2	4	pF
Input/Output Capacitance	CI/O	—	3	5	pF



## AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} \pm 5\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

Input Timing Measurement Reference Level	1.5 V
Input Pulse Levels 0 to 3	3.0 V
Input Rise/Fall Time 2.5 V/ns (20% to 8	80%)

### READ/WRITE CYCLE TIMING (See Notes 1 and 2)

		MCM63P MCM63P		MCM63P MCM63P			9837–166 919–166		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	<sup>t</sup> KHKH	4.4	—	5	—	6	—	ns	
Clock High Pulse Width	<sup>t</sup> KHKL	1.7	—	2	—	2.4	—	ns	3
Clock Low Pulse Width	<sup>t</sup> KLKH	1.7	—	2	—	2.4	—	ns	3
Clock Access Time	<sup>t</sup> KHQ∨	—	2.6	_	3	_	3.5	ns	
Output Enable to Output Valid	<sup>t</sup> GLQV	—	2.3	_	3	_	3	ns	
Clock High to Output Active	<sup>t</sup> KHQX1	1	—	1	—	1	—	ns	4, 5
Clock High to Output Change	<sup>t</sup> KHQX2	1	—	1	—	1		ns	4
Output Enable to Output Active	<sup>t</sup> GLQX	0	—	0		0	-	ns	4, 5
Output Disable to Q High–Z	<sup>t</sup> GHQZ	—	2.3	_	3		3	ns	4, 5
Clock High to Q High–Z	<sup>t</sup> KHQZ	1	3	1	3	1	3	ns	4, 5
Sleep Mode Standby	tzzs	—	2		2	1	2	cycles	
Sleep Mode Recovery	<sup>t</sup> ZZREC	—	2	—	2	<u> </u>	2	cycles	
Sleep Mode to Q High–Z	<sup>t</sup> ZZQZ	—	15	—	15	) –	15	ns	
Setup Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	<sup>t</sup> ADKH <sup>t</sup> ADSKH <sup>t</sup> DVKH <sup>t</sup> WVKH <sup>t</sup> EVKH	1	5	1		1.5		ns	
Hold Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	<sup>t</sup> KHAX <sup>t</sup> KHADSX <sup>t</sup> KHDX <sup>t</sup> KHWX <sup>t</sup> KHEX	0.2	HAN	0.2	B	0.5		ns	

NOTES:

1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high, and SE3 low whenever ADSP or ADSC is asserted.

2. All read and write cycle timings are referenced from K or  $\overline{G}.$ 

In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at V<sub>DDQ</sub>/2. In some design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is given in the AC Test Conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels.
This parameter is sampled and not 100% tested.

5. Measured at  $\pm 200 \text{ mV}$  from steady state.

5. Meas



Figure 1. AC Test Load



























## **APPLICATION INFORMATION**

#### SLEEP MODE

A sleep mode feature, the ZZ pin, has been implemented on the MCM63P837 and MCM63P919. It allows the system designer to place the RAM in the lowest possible power condition by asserting ZZ. The sleep mode timing diagram shows the different modes of operation: Normal Operation, No READ/WRITE Allowed, and Sleep Mode. Each mode has its own set of constraints and conditions that are allowed.

Normal Operation: All inputs must meet setup and hold times prior to sleep and t<sub>ZZREC</sub> nanoseconds after recovering from sleep. Clock (K) must also meet cycle, high, and low times during these periods. Two cycles prior to sleep, initiation of either a read or write operation is not allowed.

No READ/WRITE: During the period of time just prior to sleep and during recovery from sleep, the assertion of either ADSC, ADSP, or any write signal is not allowed. If a write operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM can not be guaranteed immediately after ZZ is asserted (prior to being in sleep).

Sleep Mode: The RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current (I<sub>ZZ</sub>). All inputs are allowed to toggle — the RAM will not be selected and perform any reads or writes. However, if inputs toggle, the I<sub>ZZ</sub> (max) specification will not be met.

Note: It is invalid to go from stop clock mode directly into sleep mode.

### NON-BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for PowerPCand other high end MPU-based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM63P837 and MCM63P919. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figure 4.

### CONTROL PIN TIE VALUES EXAMPLE $(H \ge V_{IH}, L \le V_{IL})$

Non-Burst	ADSP	ADSC	ADV	SE1	SE2	LBO
Sync Non–Burst, Pipelined SRAM	Н	L	Н	5	Н	х

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.



Figure 4. Example Configuration as Non–Burst Synchronous SRAM



## SERIAL BOUNDARY SCAN TEST ACCESS PORT OPERATION

### **OVERVIEW**

The serial boundary scan test access port (TAP) on this RAM is designed to operate in a manner consistent with IEEE Standard 1149.1-1990 (commonly referred to as JTAG), but does not implement all of the functions required for IEEE 1149.1 compliance. Certain functions have been modified or eliminated because their implementation places extra delays in the RAMs critical speed path. Nevertheless, the RAM supports the standard TAP controller architecture (the TAP controller is the state machine that controls the TAPs operation) and can be expected to function in a manner that does not conflict with the operation of devices with IEEE Standard 1149.1 compliant TAPs. The TAP operates using a 3.3 V tolerant logic level signaling.

### **DISABLING THE TEST ACCESS PORT**

It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, TRST should be tied low and TCK, TDI, and TMS should be pulled through a resistor to 3.3 V. TDO should be left unconnected.

## TAP DC OPERATING CHARACTERISTICS

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

Parameter	Symbol	Min	Max	Unit	Notes
Input Logic Low	V <sub>IL</sub> 1	-0.5	0.8	V	
Input Logic High	V <sub>IH</sub> 1	2	3.6	V	
Input Leakage Current	l <sub>lkg</sub>	—	±10	μA	1
Output Logic Low	V <sub>OL</sub> 1		0.4	V	2
Output Logic High	VOH1	2.4		V	
2. For V <sub>OL</sub> = 0.4 V, 14 mA ≤ I <sub>OL</sub> ≤ 28 mA.	ISION'S	527199			

CIE



## TAP AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(T_A = 0 \text{ to } 70^{\circ}C, \text{ Unless Otherwise Noted})$ 

### AC TEST CONDITIONS

Parameter	Value	Unit
Input Timing Reference Level	1.5	V
Input Pulse Levels	0 to 3.0	V
Input Rise/Fall Time (20% to 80%)	1	V/ns
Output Timing Reference Level	1.5	V
Output Load (See Figure 1 Unless Otherwise Noted)	—	—

## TAP CONTROLLER TIMING

Parameter		Symbol	Min	Max	Unit	Notes
TCK Cycle Time		tтнтн	60	—	ns	Ť
TCK Clock High Time		tтн	25	-	ns	
TCK Clock Low Time		t <sub>TL</sub>	25	<b>-</b>	ns	
TDO Access Time		<sup>t</sup> TLQV	1	10	ns	
TRST Pulse Width		<sup>t</sup> TSRT	40	—	ns	
Setup Times	Capture TDI TMS	<sup>t</sup> CS <sup>t</sup> DVTH <sup>t</sup> MVTH	5 5 5	NO	ns	1
Hold Times	Capture TDI TMS	<sup>t</sup> CH tтнDX tтнMX	13 14 14	-	ns	1

### NOTE:

1.  $t_{CS}$  and  $t_{CH}$  define the minimum pauses in RAM I/O transitions to assure accurate pad data capture.



## TAP CONTROLLER TIMING DIAGRAM



Bit No.	Signal Name	Bump ID	
1	SA	TBD	
2	SA	TBD	
3	SA	TBD	
4	SA	TBD	
5	SA	TBD	
6	SA	TBD	
7	SA	TBD	
8	DQa	TBD	
9	DQa	TBD	
10	DQa	TBD	
11	DQa	TBD	
12	DQa	TBD	
13	DQa	TBD	
14	DQa	TBD	
15	DQa	TBD	
16	DQa	TBD	
17	ZZ	TBD	
18	DQb	TBD	
19	DQb	TBD	
20	DQb	TBD	4
21	DQb	TBD	
22	DQb	TBD	
23	DQb	TBD	
24	DQb	TBD	
25	DQb	TBD	
26	DQb	TBD	
27	SA	твр	
28	SA	TBD	
29	ADV	ТВД	
30	ADSP	TBD	
31	ADSC	TBD	
32	G	TBD	
33	SW	TBD	
34	SGW	TBD	
35	К	TBD	

Bit No.	Signal Name	Bump ID
36	SE3	TBD
37	SBa	TBD
38	SBb	TBD
39	SBc	TBD
40	SBd	TBD
41	SE2	TBD
42	SE1	TBD
43	SA	TBD
44	SA	TBD
45	DQc	TBD
46	DQC	TBD
47	DQc	TBD
48	DQc	TBD
49	DQc	TBD
50	DQc	TBD
51	DQc	TBD
52	DQc	TBD
53	DQc	TBD
54	V <sub>DD</sub>	TBD
55	DQd	TBD
56	DQd	TBD
57	DQd	TBD
58	DQd	TBD
59	DQd	TBD
60	DQd	TBD
61	DQd	TBD
62	DQd	TBD
63	DQd	TBD
64	LBO	TBD
65	SA	TBD
66	SA	TBD
67	SA	TBD
68	SA	TBD
69	SA1	TBD
70	SA0	TBD
	-	-

## MCM63P837 BOUNDARY SCAN ORDER



Bit No.	Signal Name	Bump ID
1	SA	TBD
2	SA	TBD
3	SA	TBD
4	SA	TBD
5	SA	TBD
6	SA	TBD
7	SA	TBD
8	DQa	TBD
9	DQa	TBD
10	DQa	TBD
11	DQa	TBD
12	ZZ	TBD
13	DQa	TBD
14	DQa	TBD
15	DQa	TBD
16	DQa	TBD
17	DQa	TBD
18	SA	TBD
19	SA	TBD
20	SA	TBD
21	ADV	TBD
22	ADSP	TBD
23	ADSC	TBD
24	G	TBD
25	SW	TBD
	SUBUE	TORE

Bit No.	Signal Name	Bump ID
26	SGW	TBD
27	К	TBD
28	SE3	TBD
29	SBa	TBD
30	SBb	TBD
31	SE2	TBD
32	SE1	TBD
33	SA	TBD
34	SA	TBD
35	DQb	TBD
36	DQb	TBD
37	DQb	TBD
38	V <sub>DD</sub>	TBD
39	DQb	TBD
40	DQb	TBD
41	DQb	TBD
42	DQb	TBD
43	DQb	TBD
44	DQb	TBD
45	LBO	TBD
46	SA	TBD
47	SA SA	TBD
48	SA	TBD
49	SA	TBD
50	SA1	TBD
51	SA0	TBD

## MCM63P919 BOUNDARY SCAN ORDER



### **TEST ACCESS PORT PINS**

### TCK — TEST CLOCK (INPUT)

Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.

### TMS — TEST MODE SELECT (INPUT)

The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will not produce the same result as a logic 1 input level (not IEEE 1149.1 compliant).

### TDI — TEST DATA IN (INPUT)

The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction register (see Figure 7). An undriven TDI pin will not produce the same result as a logic 1 input level (not IEEE 1149.1 compliant).

### TDO — TEST DATA OUT (OUTPUT)

Output that is active depending on the state of the TAP state machine (see Figure 7). Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

### TRST — TAP RESET

The TRST is an asynchronous input that resets the TAP controller and preloads the instruction register with the IDCODE command. This type of reset does not affect the operation of the system logic. The reset affects test logic only.

### TEST ACCESS PORT REGISTERS

### OVERVIEW

The various TAP registers are selected (one at a time) via the sequences of 1s and 0s input to the TMS pin as the TCK is strobed. Each of the TAPs registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on subsequent falling edge of TCK. When a register is selected it is "placed" between the TDI and TDO pins.

### INSTRUCTION REGISTER

The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run test/idle or the various data register states. The instructions are 3 bits long. The register can be loaded when it is placed between the TDI and TDO pins. The parallel outputs of the instruction register are automatically preloaded with the ID-CODE instruction when TRST is asserted or whenever the controller is placed in the test–logic–reset state. The two least significant bits of the serial instruction register are loaded with a binary "or" pattern in the capture–IR state.

### **BYPASS REGISTER**

The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.

## **BOUNDARY SCAN REGISTER**

The boundary scan register is identical in length to the number of active input and I/O connections on the RAM (not counting the TAP pins). This also includes a number of place holder locations (always set to a logic 0) reserved for density upgrade address pins. There are a total of 69 bits in the case of the x36 device and 50 bits in the case of the x18 device. The boundary scan register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture–DR state and then is placed between the TDI and TDO pins when the controller is moved to shift–DR state.

The Bump/Bit Scan Order table describes which device bump connects to each boundary scan register location. The first column defines the bit's position in the boundary scan register. The shift register bit nearest TDO (i.e., first to be shifted out) is defined as bit 1. The second column is the name of the input or I/O at the bump and the third column is the bump number.

### **IDENTIFICATION (ID) REGISTER**

The ID register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in capture–DR state with the IDCODE command loaded in the instruction register. The code is loaded from a 32-bit on–chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into shift–DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

### ID Register Presence Indicator

Bit No.	0	C
Value	1	

Motorola JEDEC ID Code (Compressed Format, per IEEE Standard 1149.1–1990

Bit No.	11	10	9	8	7	6	5	4	3	2	1
Value	0	0	0	0	0	0	0	1	1	1	0

Reserved For Future Use

Bit No.	17	16	15	14	13	12
Value	х	х	х	х	х	х

**Device Width** 

Bit No.	22	21	20	19	18
256K x 36	0	0	1	0	0
512K x 18	0	0	0	1	1

**Device Depth** 

Bit No.	27	26	25	24	23
256K x 36	0	0	1	1	0
512K x 18	0	0	1	1	1

**Revision Number** 

Bit No.	31	30	29	28
Value	0	0	0	1

Figure 5. ID Register Bit Meanings



### TAP CONTROLLER INSTRUCTION SET

### **OVERVIEW**

There are two classes of instructions defined in the IEEE Standard 1149.1–1990; the standard (public) instructions and device specific (private) instructions. Some public instructions, are mandatory for IEEE 1149.1 compliance. Optional public instructions must be implemented in prescribed ways.

Although the TAP controller in this device follows the IEEE 1149.1 conventions, it is not IEEE 1149.1 compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor all input and I/O pads, but can not be used to load address, data, or control signals into the RAM or to preload the I/O buffers. In other words, the device will not perform IEEE 1149.1 EXTEST, INTEST, or the preload portion of the SAMPLE/PRELOAD command.

When the TAP controller is placed in capture–IR state, the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the shift–IR state the instruction register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to update–IR state. The TAP instruction sets for this device are listed in the following tables.

### **STANDARD (PUBLIC) INSTRUCTIONS**

### **BYPASS**

The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift–DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

### SAMPLE/PRELOAD

SAMPLE/PRELOAD is an IEEE 1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the Instruction register, moving the TAP controller out of the capture–DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK), it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results can not be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (t<sub>CS</sub> plus t<sub>CH</sub>). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register.

Moving the controller to shift–DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the update–DR state with the SAMPLE/PRELOAD instruction loaded in the instruction register has the same effect as the pause–DR command. This functionality is not IEEE 1149.1 compliant.

### EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device.

#### IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture–DR mode and places the ID register between the TDI and TDO pins in shift–DR mode. The IDCODE instruction is the default instruction loaded in at TRST assertion and any time the controller is placed in the test–logic–reset state.

## THE DEVICE SPECIFIC (PUBLIC) INSTRUCTION

### SAMPLE-Z

If the HIGH–Z instruction is loaded in the instruction register, all DQ pins are forced to an inactive drive state (High–Z) and the bypass register is connected between TDI and TDO when the TAP controller is moved to the shift–DR state.

### THE DEVICE SPECIFIC (PRIVATE) INSTRUCTION

#### NO OP

Do not use these instructions; they are reserved for future use.



## STANDARD AND DEVICE SPECIFIC (PUBLIC) INSTRUCTION CODES

Instruction	Code*	Description
IDCODE	001**	Preloads ID register and places it between TDI and TDO. Does not affect RAM operation.
HIGH–Z	010	Captures I/O ring contents. Places the bypass register between TDI and TDO. Forces all DQ pins to High–Z. <b>NOT IEEE 1149.1 COMPLIANT.</b>
BYPASS	011	Places bypass register between TDI and TDO. Does not affect RAM operation. <b>NOT IEEE 1149.1 COMPLIANT.</b>
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect RAM operation. Does not implement IEEE 1149.1 Preload function. <b>NOT IEEE 1149.1 COMPLIANT.</b>

\* Instruction codes expressed in binary, MSB on left, LSB on right.

\*\* Default instruction automatically loaded when TRST asserted or in test-logic-reset state.

### STANDARD (PRIVATE) INSTRUCTION CODES

Instruction	Code*	Description	
NO OP	000	Do not use these instructions; they are reserved for future use.	
NO OP	101	Do not use these instructions; they are reserved for future use.	
NO OP	110	Do not use these instructions; they are reserved for future use.	4
NO OP	111	Do not use these instructions; they are reserved for future use.	

\* Instruction codes expressed in binary, MSB on left, LSB on right.



NOTE: The value adjacent to each state transition represents the signal present at TMS at the rising edge of TCK.

Figure 6. TAP Controller State Diagram



### **ORDERING INFORMATION**

(Order by Full Part Number)





## PACKAGE DIMENSIONS

**TQ PACKAGE** TQFP



R1

L L1

VIEW AB

Δ1



- WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE. 4. DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
- DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE -C-. 5.
- SEATING PLANE -C-. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE 6.
- DETERMINED AT DATUM PLANE -H-. DIMENSION b DOES NOT INCLUDE DAMBAR 7. PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018).

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α		1.60		0.063	
A1	0.05	0.15	0.002	0.006	
A2	1.35	1.45	0.053	0.057	
b	0.22	0.38	0.009	0.015	
b1	0.22	0.33	0.009	0.013	
С	0.09	0.20	0.004	0.008	
c1	0.09	0.16	0.004	0.006	
D	22.00	BSC	0.866 BSC		
D1	20.00	BSC	0.787 BSC		
Е	16.00	BSC	0.630 BSC		
E1	14.00	BSC	0.551	BSC	
е	0.65	BSC	0.026 BSC		
L	0.45	0.75	0.018	0.030	
L1	1.00	REF	0.039 REF		
L2	0.50	REF	0.020	REF	
S	0.20		0.008		
R1	0.08		0.003		
R2	0.08	0.20	0.003	0.008	
θ	0 °	7°	0 °	7°	
θ1	0 °		0°		
θ2	11 °	13°	11 °	13°	
<b>03</b>	11 °	13°	11 °	13°	



ZP PACKAGE PBGA CASE 999–02



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *O* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447 Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 1-602-244-6609 Motorola Fax Back System – US & Canada ONLY 1-800-774-1848 – http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T., Hong Kong. 852-26668334

CUSTOMER FOCUS CENTER: 1-800-521-6274



<sup>()</sup>For More Information On This Product, Go to: www.freescale.com

