National Semiconductor

MF10 Universal Monolithic Dual Switched Capacitor Filter

General Description

The MF10 consists of 2 independent and extremely easy to use, general purpose CMOS active filter building blocks. Each block, together with an external clock and 3 to 4 resistors, can produce various 2nd order functions. Each building block has 3 output pins. One of the outputs can be configured to perform either an allpass, highpass or a notch function; the remaining 2 output pins perform lowpass and bandpass functions. The center frequency of the lowpass and bandpass 2nd order functions can be either directly dependent on the clock frequency, or they can depend on both clock frequency and external resistor ratios. The center frequency of the notch and allpass functions is directly dependent on the clock frequency, while the highpass center frequency depends on both resistor ratio and clock. Up to 4th order functions can be performed by cascading the two 2nd order building blocks of the MF10; higher than 4th order functions can be obtained by cascading MF10 packages. Any of the classical filter configurations (such as Butterworth, Bessel, Cauer and Chebyshev) can be formed. For pin-compatible device with improved performance refer to LMF100 datasheet.

Features

- Easy to use
- Clock to center frequency ratio accuracy ±0.6%
- Filter cutoff frequency stability directly dependent on external clock quality
- Low sensitivity to external component variation
- Separate highpass (or notch or allpass), bandpass, lowpass outputs
- f_O × Q range up to 200 kHz
- Operation up to 30 kHz
- 20-pin 0.3" wide Dual-In-Line package
- 20-pin Surface Mount (SO) wide-body package



Connection Diagram



Order Number MF10AJ or MF10CCJ See NS Package Number J20A Order Number MF10CCWM See NS Package Number M20B Order Number MF10ACN or MF10CCN

See NS Package Number N20A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V $^+$ $-$ V $^-$)	14V
Voltage at Any Pin	V+ + 0.3V
	V ⁻ - 0.3V
Input Current at Any Pin (Note 2)	5 mA
Package Input Current (Note 2)	20 mA
Power Dissipation (Note 3)	500 mW
Storage Temperature	150°C
ESD Susceptability (Note 11)	2000V

Soldering Information	
N Package: 10 sec.	260°C
J Package: 10 sec.	300°C
SO Package: Vapor Phase (60 Sec.)	215°C
Infrared (15 Sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Operating Ratings (Note 1)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
MF10ACN, MF10CCN	$0^{\circ}C \le T_{A} \le 70^{\circ}C$
MF10CCWM	$0^{\circ}C \le T_{A} \le 70^{\circ}C$
MF10CCJ	$-40^{\circ}C \le T_{A} \le 85^{\circ}C$
MF10AJ	$-55^{\circ}C \le T_{A} \le 125^{\circ}C$

Electrical Characteristics $V^+ = +5.00V$ and $V^- = -5.00V$ unless otherwise specified. Boldface limits apply for T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C.

					ACN, MF MF10CCV		MF1				
Symbol	Parameter		Conditions		Typical (Note 8)	Tested Limit (Note 9)		Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	
$v^{+} - v^{-}$	Supply Voltage	Min					8			8	V
		Max					14			14	V
ls	Maximum Supply Current		Clock Applied to No Input Signal	Pins 10 & 11	8	12	12	8	12		mA
fo	Center Frequency	Min	$f_{O} \times Q < 200 k$	Hz	0.1		0.2	0.1		0.2	Hz
	Range	Max			30		20	30		20	kHz
fCLK	Clock Frequency	Min			5.0		10	5.0		10	Hz
	Range	Max			1.5		1.0	1.5		1.0	MHz
fclk/fo	50:1 Clock to	MF10A	Q = 10	V _{pin12} = 5V	±0.2	±0.6	±0.6	±0.2	± 1.0		%
	Center Frequency Ratio Deviation	MF10C	Mode 1	f _{CLK} = 250 kHz	±0.2	± 1.5	± 1.5	±0.2	± 1.5		%
f _{CLK} /fo	100:1 Clock to		$Q = 10$ V_{pin1}	V _{pin12} = 0V	±0.2	±0.6	±0.6	±0.2	± 1.0		%
Center Frequency MF10C Mode Ratio Deviation		Mode 1	fode 1 $f_{CLK} = 500 \text{ kHz}$		± 1.5	± 1.5	±0.2	± 1.5		%	
	Clock Feedthrough	1	Q = 10 Mode 1	•	10			10			mV
	Q Error (MAX) (Note 4)		Q = 10 Mode 1	V _{pin12} = 5V f _{CLK} = 250 kHz	±2	±6	±6	±2	±6		%
				V _{pin12} = 0V f _{CLK} = 500 kHz	±2	±6	±6	±2	±6		%
HOLP	DC Lowpass Gain		Mode 1 R1 ≂ R	2 = 10k	0	±0.2	± 0.2	0	±0.2		dB
V _{OS1}	DC Offset Voltage	(Note 5)			±5.0	±15	± 15	± 5.0	± 15		mV
V _{OS2}	DC Offset Voltage	Min		$S_{A/B} = V^+$	- 150	- 185	- 185	- 150	-185		mV
	(Note 5)	Max	$(f_{CLK}/f_O = 50)$			-85	-85		-85		
		Min Max	$V_{pin12} = +5V$ ($f_{CLK}/f_0 = 50$)	S _{A/B} = V−	-70			-70			mV
V _{OS3}	DC Offset Voltage	Min	$V_{pin12} = +5V$	All Modes	-70	-100	-100	-70	- 100		mv
	(Note 5)	Max	$(f_{\rm CLK}/f_{\rm O}=50)$			-20	-20		-20		- mv
V _{OS2}	DC Offset Voltage (Note 5)		$V_{pin12} = 0V$ (f _{CLK} /f _O = 100)	S _{A/B} = V+	-300			-300			mV
	(Note 5)		$V_{pin12} = 0V$ (f _{CLK} /f _O = 100)	$S_{A/B} = V^{-}$	-140			-140			mV
V _{OS3}	DC Offset Voltage (Note 5)		$V_{pin12} = 0V$ (f _{CLK} /f _O = 100)	All Modes	- 140			- 140			mV

F10

Electrical Characteristics (Continued) $V^+ = +5.00V$ and $V^- = -5.00V$ unless otherwise specified.
Boldface limits apply for T_{MIN} to T_{MAX}; all other limits $T_A = T_1 = 25^{\circ}C$.

5

					ACN, MF MF10CCV		MF1			
Symbol	Paramete	r	Conditions	Typical (Note 8)	Tested Limit (Note 9)	Limit	Typical (Note 8)	Limit	Design Limit (Note 10)	Units
VOUT	Minimum Output	BP, LP Pins	R _L = 5k	±4.25	± 3.8	± 3.8	±4.25	± 3.8		V
Volt	/oltage Swing	N/AP/HP Pin	R _L = 3.5k	±4.25	± 3.8	± 3.8	± 4.25	± 3.6		V
GBW	Op Amp Gain BW Prod	uct		2.5			2.5			MHz
SR	Op Amp Slew Rate			7			7			V/µs
	Dynamic Range (Note 6)		V _{pin12} = +5V (f _{CLK} /f _O = 50)	83			83			dB
			V _{pin12} = 0V (f _{CLK} /f _O = 100)	80			80			dB
ISC	Maximum Output Short	Source		20			20			mA
Circ	Circuit Current (Note 7)	Sink		3.0			3.0			mA

Logic Input Characteristics Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$

Parameter				ACN, MF1 MF10CCW		MF1			
		Conditions	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
CMOS Clock	Min Logical "1"	$V^+ = +5V, V^- = -5V,$		+ 3.0	+ 3.0		+ 3.0		v
Input Voltage Max Logical "0"	V _{LSh} = 0V		-3.0	- 3.0		- 3.0		v	
		$V^+ = +10V, V^- = 0V,$		+ 8.0	+ 8.0		+ 8.0		v
	Max Logical "0"	$V_{LSh} = +5V$		+ 2.0	+ 2.0		+ 2.0		v
TTL Clock		$V^+ = +5V, V^- = -5V,$		+ 2.0	+ 2.0		+ 2.0		v
Input Voltage	Max Logical "0"	$V_{LSh} = 0V$		+ 0.8	+ 0.8		+ 0.8		v
	Min Logical "1"	$V^+ = +10V, V^- = 0V,$		+ 2.0	+ 2.0		+ 2.0		v
	Max Logical "0"	V _{LSh}		+ 0.8	+ 0.8		+ 0.8		v

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: When the input voltage (V_{IN}) at any pin exceeds the power supply rails (V_{IN} < V⁻ or V_{IN} > V⁺) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^{\circ}$ C, and the typical junction-to-ambient thermal resistance of the MF10ACN/CCN when board mounted is 55°C/W. For the MF10AJ/CCJ, this number is 68°C/W.

Note 4: The accuracy of the Q value is a function of the center frequency (fo). This is illustrated in the curves under the heading "Typical Performance Characteristics".

Note 5: VOS1, VOS2, and VOS3 refer to the internal offsets as discussed in the Applications Information Section 3.4.

Note 6: For ±5V supplies the dynamic range is referenced to 2.82V rms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 200 µV rms for the MF10 with a 50:1 CLK ratio and 280 µV rms for the MF10 with a 100:1 CLK ratio.

Note 7: The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst case conditions.

Note 8: Typicals are at 25°C and represent most likely parametric norm.

Note 9: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 11: Human body model, 100 pF discharged through a 1.5 k Ω resistor.



MF10





MF10



-0.

-1.0 0.1

1.0



TL/H/10399-3

Pin Descriptions

LP(1,20), BP(2,19), The second order lowpass, bandpass N/AP/HP(3,18) and notch/allpass/highpass outputs. These outputs can typically sink 1.5 mA and source 3 mA. Each output typically swings to within 1V of each supply.

INV(4,17) The inverting input of the summing opamp of each filter. These are high impedance inputs, but the non-inverting input is internally tied to AGND, making INVA and INVB behave like summing junctions (low impedance, current inputs).

S1(5,16) S1 is a signal input pin used in the allpass filter configurations (see modes 4 and 5). The pin should be driven with a source impedance of less than 1 kΩ. If S1 is not driven with a signal it should be tied to AGND (mid-supply).

S_{A/B}(6)

10

NOMINAL Q

100

 $V_{A}^{+}(7), V_{D}^{+}(8)$

- This pin activates a switch that connects one of the inputs of each filter's second summer to either AGND (SA/B tied to V-) or to the lowpass (LP) output (SA/B tied to V+). This offers the flexibility needed for configuring the filter in its various modes of operation.
- Analog positive supply and digital positive supply. These pins are internally connected through the IC substrate and therefore VA+ and VD+ should be derived from the same power supply source. They have been brought out separately so they can be bypassed by separate capacitors, if desired. They can be externally tied together and bypassed by a single capacitor.
- $V_A^{-}(14)$, $V_D^{-}(13)$ Analog and digital negative supplies. The same comments as for V_A^+ and V_D⁺ apply here.

Pin Descriptions (Continued)

LSh(9) Level shift pin; it accommodates various clock levels with dual or single supply operation. With dual ±5V supplies, the MF10 can be driven with CMOS clock levels (±5V) and the LSh pin should be tied to the system ground. If the same supplies as above are used but only TTL clock levels, derived from 0V to +5V supply, are available, the LSh pin should be tied to the system around. For single supply operation (0V and +10V) the V_{A}^{-} , V_{D}^{-} pins should be connected to the system ground, the AGND pin should be biased at +5V and the LSh pin should also be tied to the system ground for TTL clock levels. LSh should be biased at +5V for CMOS clock levels in 10V single-supply applications.

CLKA(10), CLKB(11)

Clock inputs for each switched capacitor filter building block. They should both be of the same level (TTL or CMOS). The level shift (LSh) pin description discusses how to accommodate their levels. The duty cycle of the clock should be close to 50% especially when clock frequencies above 200 kHz are used. This allows the maximum time for the internal op-amps to settle, which yields optimum filter operation.

50/100/CL(12) By tying this pin high a 50:1 clock-to-filter-center-frequency ratio is obtained. Tying this pin at mid-supplies (i.e, analog ground with dual supplies) allows the filter to operate at a 100:1 clock-to-center-frequency ratio. When the pin is tied low (i.e., negative supply with dual supplies), a simple current limiting circuit is triggered to limit the overall supply current down to about 2.5 mA. The filtering action is then aborted.

AGND(15) This is the analog ground pin. This pin should be connected to the system ground for dual supply operation or biased to mid-supply for single supply operation. For a further discussion of midsupply biasing techniques see the Applications Information (Section 3.2). For optimum filter performance a "clean" ground must be provided.

1.0 Definition of Terms

f_{CLK}: the frequency of the external clock signal applied to pin 10 or 11.

fo: center frequency of the second order function complex pole pair. f_O is measured at the bandpass outputs of the MF10, and is the frequency of maximum bandpass gain. *(Figure 1)*

 f_{notch} : the frequency of minimum (ideally zero) gain at the notch outputs.

 f_{2} : the center frequency of the second order complex zero pair, if any. If f_{z} is different from f_{O} and if Q_{Z} is high, it can be observed as the frequency of a notch at the allpass output. (*Figure 10*)

Q: "quality factor" of the 2nd order filter. Q is measured at the bandpass outputs of the MF10 and is equal to f_0 divided by the -3 dB bandwidth of the 2nd order bandpass filter (*Figure 1*). The value of Q determines the shape of the 2nd order filter responses as shown in *Figure 6*.

 $\mathbf{Q_{Z^{*}}}$ the quality factor of the second order complex zero pair, if any. \mathbf{O}_{Z} is related to the allpass characteristic, which is written:

$$H_{AP}(s) = \frac{H_{OAP}\left(s^2 - \frac{s\omega_0}{Q_Z} + \omega_0^2\right)}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$

where $Q_Z = Q$ for an all-pass response.

HOBP: the gain (in V/V) of the bandpass output at $f = f_0$. **HOLP:** the gain (in V/V) of the lowpass output as $f \rightarrow 0$ Hz (*Figure 2*).

H_{OHP}: the gain (in V/V) of the highpass output as f \rightarrow f_{CLK}/2 (*Figure 3*).

H_{ON}: the gain (in V/V) of the notch output as $f \rightarrow 0$ Hz and as $f \rightarrow f_{CLK}/2$, when the notch filter has equal gain above and below the center frequency (*Figure 4*). When the low-frequency gain differs from the high-frequency gain, as in modes 2 and 3a (*Figures 11* and θ), the two quantities below are used in place of H_{ON}.

H_{ON1}: the gain (in V/V) of the notch output as $f \rightarrow 0$ Hz. **H**_{ON2}: the gain (in V/V) of the notch output as $f \rightarrow f_{CLK}/2$.





MF10

2.0 Modes of Operation

The MF10 is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain approach is appropriate. Since this is cumbersome, and since the MF10 closely approximates continuous filters, the following discussion is based on the well know frequency domain. Each MF10 can produce a full 2nd order function. See Table I for a summary of the characteristics of the various modes.

MODE 1: Notch 1, Bandpass, Lowpass Outputs: $f_{notch} = f_0$ (See Figure 7)

fo = center frequency of the complex pole pair

$$=\frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$$

 f_{notch} = center frequency of the imaginary zero pair = f_{O} .

$$\begin{aligned} H_{OLP} &= \text{Lowpass gain (as f} \rightarrow 0) = -\frac{R^2}{R^1} \\ H_{OBP} &= \text{Bandpass gain (at f} = f_O) = -\frac{R^3}{R^1} \\ H_{ON} &= \text{Notch output gain as } \begin{cases} f \rightarrow 0 \\ f \rightarrow f_{OLK}/2 \end{cases} = \frac{-R_2}{R_1} \end{aligned}$$

 $Q = \frac{f_0}{BW} = \frac{R3}{R2}$

= quality factor of the complex pole pair

BW = the -3 dB bandwidth of the bandpass output. Circuit dynamics:

$$\begin{split} H_{OLP} &= \frac{H_{OBP}}{Q} \text{ or } H_{OBP} = H_{OLP} \times Q \\ &= H_{ON} \times Q. \\ H_{OLP(peak)} &\cong Q \times H_{OLP} \text{ (for high Q's)} \end{split}$$

MODE 1a: Non-Inverting BP, LP (See Figure 8)

$$f_{O} = \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$$

$$Q = \frac{R_{3}}{R_{2}}$$

$$H_{OLP} = -1; H_{OLP(peak)} \cong Q \times H_{OLP} \text{ (for high Q's)}$$

$$H_{OBP_{1}} = -\frac{R_{3}}{R_{2}}$$

$$H_{OBP_{2}} = 1 \text{ (Non-Inverting)}$$

Circuit Dynamics: $H_{OBP1} = Q$ Note: V_{IN} should be driven from a low impedance (<1 k Ω) source.





FIGURE 8. MODE 1a

TL/H/10399-17

TL/H/10399-16

2.0 Modes of Operation (Continued)

MODE 2: Notch 2, Bandpass, Lowpass: f_{notch} < f_O (See *Figure 9*)

$$\begin{split} f_{O} &= \text{center frequency} \\ &= \frac{f_{CLK}}{100} \sqrt{\frac{R2}{R4} + 1} \text{ or } \frac{f_{CLK}}{50} \sqrt{\frac{R2}{R4} + 1} \\ f_{notch} &= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50} \\ Q &= \text{quality factor of the complex pole pair} \\ &= \frac{\sqrt{R2/R4 + 1}}{R2/R3} \\ H_{OLP} &= \text{Lowpass output gain (as f \rightarrow 0)} \\ &= -\frac{R2/R1}{R2/R4 + 1} \\ H_{OBP} &= \text{Bandpass output gain (at f = f_{O})} = -R3/R1 \\ H_{ON1} &= \text{Notch output gain (as f \rightarrow 0)} \\ &= -\frac{R2/R1}{R2/R4 + 1} \end{split}$$

 $H_{ON_2} = Notch output gain \left(as f \rightarrow \frac{f_{CLK}}{2}\right) = -R2/R1$ Filter dynamics: $H_{OBP} = Q \sqrt{H_{OLP} H_{ON_2}} = \sqrt{H_{ON1} H_{ON2}}$ MODE 3: Highpass, Bandpass, Lowpass Outputs (See *Figure 10*)

pair

$$f_{O} = \frac{f_{CLK}}{100} \times \sqrt{\frac{R2}{R4}} \text{ or } \frac{f_{CLK}}{50} \times \sqrt{\frac{R2}{R4}}$$

$$Q = \text{quality factor of the complex pole}$$

 $= \sqrt{\frac{R2}{R4}} \times \frac{R3}{R2}$

$$\begin{split} H_{OHP} &= \text{Highpass Gain} \left(\text{as } f \rightarrow \frac{f_{CLK}}{2} \right) = -\frac{R2}{R1} \\ H_{OBP} &= \text{Lowpass Gain} \left(\text{at } f = f_O \right) = -\frac{R3}{R1} \\ H_{OLP} &= \text{Lowpass Gain} \left(\text{as } f \rightarrow 0 \right) = -\frac{R4}{R1} \\ \text{Circuit dynamics:} \frac{R2}{R4} = \frac{H_{OHP}}{H_{OLP}}; \\ H_{OBP} &= \sqrt{H_{OHP} \times H_{OLP}} \times Q \\ H_{OLP(\text{peak})} &\cong Q \times H_{OLP} \text{ (for high Q's)} \end{split}$$

 $H_{OHP(peak)} \cong Q \times H_{OHP}$ (for high Q's)





 $A'_{B} \in \begin{bmatrix} C_{E}^{*} \\ & & \\$

TL/H/10399-19

TL/H/10399-18





2.0 Modes of Operation (Continued) MODE 5: Numerator Complex Zeros, BP, LP MODE 6a: Single Pole, HP, LP Filter (See Figure 14) (See Figure 13) = cutoff frequency of LP or HP output fc $= \sqrt{1 + \frac{R2}{R4}} \times \frac{f_{CLK}}{100} \text{ or } \sqrt{1 + \frac{R2}{R4}} \times \frac{f_{CLK}}{50}$ $= \frac{R2}{R3} \frac{f_{CLK}}{100} \text{ or } \frac{R2}{R3} \frac{f_{CLK}}{50}$ fo $= \sqrt{1 - \frac{R2}{R4}} \times \frac{f_{CLK}}{100} \text{ or } \sqrt{1 - \frac{R1}{R4}} \times \frac{f_{CLK}}{50}$ $H_{OLP} = -\frac{R3}{R1}$ fz $= \sqrt{1 + R2/R4} \times \frac{R3}{R2}$ $H_{OHP} = -\frac{R2}{R1}$ Q $Q_Z = \sqrt{1 - R1/R4} \times \frac{R3}{R1}$ MODE 6b: Single Pole LP Filter (Inverting and Non-Inverting) (See Figure 15) $H_{0_{71}}$ = gain at C.Z. output (as f \rightarrow 0 Hz) = cutoff frequency of LP outputs fr $\frac{-R2(R4 - R1)}{R1(R2 + R4)}$ $\approx \frac{\text{R2}}{\text{R3}} \frac{\text{f}_{\text{CLK}}}{100} \text{ or } \frac{\text{R2}}{\text{R3}} \frac{\text{f}_{\text{CLK}}}{50}$ $H_{0_{22}} = \text{gain at C.Z. output} \left(\text{as f} \rightarrow \frac{f_{\text{CLK}}}{2} \right) = \frac{-R2}{B1}$ H_{OLP1} = 1 (non-inverting) $H_{OBP} = -\left(\frac{R2}{R1} + 1\right) \times \frac{R3}{R2}$ $H_{OLP2} = -\frac{R3}{R2}$ $H_{OLP} = -\left(\frac{R2 + R1}{R2 + R4}\right) \times \frac{R4}{R1}$ ₩ 84 C.Z. I Pa 3(18 1(20) 2(19) ٦ 늪 TL/H/10399-22 FIGURE 13. MODE 5 TL/H/10399-23 FIGURE 14. MODE 6a LPA (N.INV.) VIN LPA (INV) Г Π 3(18) 5(16) 2(19) 1(20) TL/H/10399-24 FIGURE 15. MODE 6b

MF10

1-185

2.0 Modes of Operation (Continued)

TABLE I. Summary of Modes. Realizable filter types (e.g. low-pass) denoted by asterisks. Unless otherwise noted, gains of various filter outputs are inverting and adjustable by resistor ratios.

Mode	BP	LP	HP	N	AP	Number of Resistors	Adjustable f _{CLK} /f _O	Notes
1	*	*		*		3	No	
1a	$(2) H_{OBP1} = -Q H_{OBP2} = +1$	H _{OLP} + 1				2	No	May need input buffer. Poor dynamics for high Q.
2	*	*		*		3	Yes (above f _{CLK} /50 or f _{CLK} /100)	
3	*	\$	*			4	Yes	Universal State-Variable Filter. Best general-purpose mode.
За	*	*	*	*		7	Yes	As above, but also includes resistor-tuneable notch.
4	*	*			*	3	No	Gives Allpass response with $H_{OAP} = -1$ and $H_{OLP} = -2$.
5	*	*			•	4		Gives flatter allpass response than above if $R_1 = R_2 = 0.02R_4$.
6a		*	*			3		Single pole.
6b		(2) $H_{OLP1} = +1$ $H_{OLP2} = \frac{-R3}{R2}$				2		Single Pole.

3.0 Applications Information

The MF10 is a general-purpose dual second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input (f_{CLK}). By connecting pin 12 to the appropriate DC voltage, the filter center frequency f_O can be made equal to either $f_{CLK}/100$ or $f_{CLK}/50$. f_O can be very accurately set (within $\pm 6\%$) by using a crystal clock oscillator, or can be easily varied over a wide frequency range by adjusting the clock frequency. If desired, the f_{CLK}/f_O ratio can be altered by external resistors as in *Figures 9*, 10, 11, 13, 14 and 15. The filter Q and gain are determined by external resistors.

All of the five second-order filter types can be built using either section of the MF10. These are illustrated in *Figures 1* through 5 along with their transfer functions and some related equations. *Figure 6* shows the effect of Q on the shapes of these curves. When filter orders greater than two are desired, two or more MF10 sections can be cascaded.

3.1 DESIGN EXAMPLE

In order to design a second-order filter section using the MF10, we must define the necessary values of three parameters: f_0 , the filter section's center frequency; H_0 , the passband gain; and the filter's Q. These are determined by the characteristics required of the filter being designed.

As an example, let's assume that a system requires a fourth-order Chebyshev low-pass filter with 1 dB ripple, unity gain at DC, and 1000 Hz cutoff frequency. As the system order is four, it is realizable using both second-order sections of an MF10. Many filter design texts include tables that list the characteristics (f₀ and Q) of each of the second-order filter sections needed to synthesize a given higher-order

filter. For the Chebyshev filter defined above, such a table yields the following characteristics:

f _{0A} = 529 Hz	$Q_{A} = 0.785$
f _{0B} = 993 Hz	$Q_{B} = 3.559$
For unity gain at	DC, we also spe

For unity gain at DC, we also specify:

$$H_{0A} = 1$$

 $H_{0B} = 1$

The desired clock-to-cutoff-frequency ratio for the overall filter of this example is 100 and a 100 kHz clock signal is available. Note that the required center frequencies for the two second-order sections will not be obtainable with clock-to-center-frequency ratios of 50 or 100. It will be necessary

to adjust $\frac{f_{CLK}}{f_0}$ externally. From Table I, we see that Mode 3

can be used to produce a low-pass filter with resistor-adjustable center frequency.

In most filter designs involving multiple second-order stages, it is best to place the stages with lower Q values ahead of stages with higher Q, especially when the higher Q is greater than 0.707. This is due to the higher relative gain at the center frequency of a higher-Q stage. Placing a stage with lower Q ahead of a higher-Q stage will provide some attenuation at the center frequency and thus help avoid clipping of signals near this frequency. For this example, stage A has the lower Q (0.785) so it will be placed ahead of the other stage.

For the first section, we begin the design by choosing a convenient value for the input resistance: $R_{1A} = 20k$. The absolute value of the passband gain H_{OLPA} is made equal

MF10

3.0 Applications Information (Continued)

to 1 by choosing R_{4A} such that: $R_{4A} = -H_{OLPA} R_{1A} = R_{1A} = 20k$. If the 50/100/CL pin is connected to mid-supply for nominal 100:1 clock-to-center-frequency ratio, we find R_{2A} by:

$$\mathsf{R}_{2\mathsf{A}} = \mathsf{R}_{4\mathsf{A}} \frac{\mathsf{f}_{0\mathsf{A}}^2}{(\mathsf{f}_{\mathsf{CLK}}/100)^2} = 2 \times 10^4 \times \frac{(529)^2}{(1000)^2} = 5.6 \mathsf{k} \text{ and}$$

$$R_{3A} = Q_A \sqrt{R_{2A}R_{4A}} = 0.785 \sqrt{5.6 \times 10^3 \times 2 \times 10^4} = 8.3k$$

The resistors for the second section are found in a similar fashion:

$$R_{1B} = 20k$$

$$R_{4B} = R_{1B} = 20k$$

$$R_{2B} = R_{4B} \frac{f_{0B}^2}{(f_{CLK}/100)^2} = 20k \frac{(993)^2}{(1000)^2} = 19.7k$$

 $\begin{array}{l} {\sf R}_{3B} = {\sf Q}_B \, \sqrt{{\sf R}_{2B} {\sf R}_{AB}} = 3.559 \sqrt{1.97 \times 10^4 \times 2 \times 10^4} = 70.6 k \\ {\sf The \ complete \ circuit \ is \ shown \ in \ \textit{Figure \ 16} \ for \ split \ \pm 5V \\ power \ supplies. \ Supply \ bypass \ capacitors \ are \ highly \ recommended. \end{array}$



TL/H/10399-25

TL/H/10399-26

FIGURE 16. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. \pm 5V Power Supply. 0V–5V TTL or $-5V \pm 5V$ CMOS Logic Levels.



FIGURE 17. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. Single + 10V Power Supply. 0V–5V TTL Logic Levels. Input Signals Should be Referred to Half-Supply or Applied through a Coupling Capacitor. 3.0 Applications Information (Continued)



3.2 SINGLE SUPPLY OPERATION

MF10

The MF10 can also operate with a single-ended power supply. Figure 17 shows the example filter with a single-ended power supply. V_A^+ and V_D^+ are again connected to the positive power supply (8V to 14V), and V_A^- and V_D^- are connected to ground. The AGND pin must be tied to V+/2 for single supply operation. This half-supply point should be very "clean", as any noise appearing on it will be treated as an input to the filter. It can be derived from the supply voltage with a pair of resistors and a bypass capacitor (Figure 18a), or a low-impedance half-supply voltage can be made using a three-terminal voltage regulator or an operational amplifier (Figures 18b and 18c). The passive resistor divider with a bypass capacitor is sufficient for many applications, provided that the time constant is long enough to reject any power supply noise. It is also important that the half-supply reference present a low impedance to the clock frequency, so at very low clock frequencies the regulator or op-amp approaches may be preferable because they will require smaller capacitors to filter the clock frequency. The main power supply voltage should be clean (preferably regulated) and bypassed with 0.1 µF.

3.3 DYNAMIC CONSIDERATIONS

The maximum signal handling capability of the MF10, like that of any active filter, is limited by the power supply voltages used. The amplifiers in the MF10 are able to swing to within about 1V of the supplies, so the input signals must be kept small enough that none of the outputs will exceed these limits. If the MF10 is operating on \pm 5V, for example, the outputs will clip at about 8 V_{p-p}. The maximum input voltage multiplied by the filter gain should therefore be less than 8 V_{p-p}.

Note that if the filter Q is high, the gain at the lowpass or highpass outputs will be much greater than the nominal filter gain (*Figure 6*). As an example, a lowpass filter with a Q of 10 will have a 20 dB peak in its amplitude response at f_O. If the nominal gain of the filter H_{OLP} is equal to 1, the gain at f_O will be 10. The maximum input signal at f_O must therefore be less than 800 mV_{p-p} when the circuit is operated on ±5V supplies.

Also note that one output can have a reasonable small voltage on it while another is saturated. This is most likely for a circuit such as the notch in Mode 1 (*Figure 7*). The notch output will be very small at f_0 , so it might appear safe to apply a large signal to the input. However, the bandpass will have its maximum gain at f_0 and can clip if overdriven. If one output clips, the performance at the other outputs will be degraded, so avoid overdriving any filter section, even ones whose outputs are not being directly used. Accompanying *Figures 7* through *15* are equations labeled "circuit dynamics", which relate the Q and the gains at the various outputs. These should be consulted to determine peak circuit gains and maximum allowable signals for a given application.

3.4 OFFSET VOLTAGE

The MF10's switched capacitor integrators have a higher equivalent input offset voltage than would be found in a typical continuous-time active filter integrator. *Figure 19* shows an equivalent circuit of the MF10 from which the output DC offsets can be calculated. Typical values for these offsets with S_{A/B} tied to V⁺ are:

$V_{os1} = opamp offset = \pm 5 mV$	
$V_{os2} = -150 \text{ mV} @ 50:1$	-300 mV @ 100:1
$V_{0S3} = -70 \text{ mV} @ 50:1$	140 mV @ 100:1

When $S_{A/B}$ is tied to V⁻, V_{os2} will approximately halve. The DC offset at the BP output is equal to the input offset of the lowpass integrator (V_{os3}). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions.



MF10

3.0 Applications Information (Continued)

For most applications, the outputs are AC coupled and DC offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower AC signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change fo and Q. When operating in Mode 3, offsets can become excessively large if R2 and R4 are used to make fCLK/fo significantly higher than the nominal value, especially if Q is also high. An extreme example is a bandpass filter having unity gain, a Q of 20, and $f_{CLK}/f_{O} = 250$ with pin 12 tied to ground (100:1 nominal). R4/R2 will therefore be equal to 6.25 and the offset voltage at the lowpass output will be about + 1V. Where necessary, the offset voltage can be adjusted by using the circuit of Figure 20. This allows adjustment of VOS1, which will have varying effects on the different outputs as described in the above equations. Some outputs cannot be adjusted this way in some modes, however (VOS(BP) in modes 1a and 3, for example).

3.5 SAMPLED DATA SYSTEM CONSIDERATIONS

The MF10 is a sampled data filter, and as such, differs in many ways from conventional continuous-time filters. An important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The MF10's sampling frequency is the same as its clock frequency.) If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is f₈/2 + 100 Hz will cause the system to respond as though the input frequency.

was $f_s/2 - 100$ Hz. This phenomenon is known as "aliasing", and can be reduced or eliminated by limiting the input signal spectrum to less than $f_s/2$. This may in some cases require the use of a bandwidth-limiting filter ahead of the MF10 to limit the input spectrum. However, since the clock frequency is much higher than the center frequency, this will often not be necessary.

Another characteristic of sampled-data circuits is that the output signal changes amplitude once every sampling period, resulting in "steps" in the output voltage which occur at the clock rate (*Figure 21*). If necessary, these can be "smoothed" with a simple R-C low-pass filter at the MF10 output.

The ratio of f_{CLK} to f_C (normally either 50:1 or 100:1) will also affect performance. A ratio of 100:1 will reduce any aliasing problems and is usually recommended for wideband input signals. In noise sensitive applications, however, a ratio of 50:1 may be better as it will result in 3 dB lower output noise. The 50:1 ratio also results in lower DC offset voltages, as discussed in Section 3.4.

The accuracy of the f_{CLK}/f_O ratio is dependent on the value of Q. This is illustrated in the curves under the heading "Typical Performance Characteristics". As Q is changed, the true value of the ratio changes as well. Unless the Q is low, the error in f_{CLK}/f_O will be small. If the error is too large for a specific application, use a mode that allows adjustment of the ratio with external resistors.

It should also be noted that the product of Q and f_O should be limited to 300 kHz when $f_O<5$ kHz, and to 200 kHz for $f_O>5$ kHz.

TL/H/10399-32



FIGURE 21. The Sampled-Data Output Waveform