MFC6010

FM IF AMPLIFIER

FM LIMITING IF AMPLIFIER

. . . a monolithic silicon integrated circuit designed especially for 10.7 MHz IF applications.

Highlights Include:

- High Stable Gain @ 10.7 MHz (40 dB typ)
- Low Feedback Capacitance ($|y_{12}|$ = 0.01 mmho typ)
- Non-Saturating Limiting (With Suitable Load)
- Compatible With CA3053 and μA703 (See Figures 7 and 8)

FM IF AMPLIFIER

Silicon Monolithic Functional Circuit



CASE 643A

PLASTIC PACKAGE

MAXIMUM RATINGS (T_A = +25°C unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V^+	20	Vdc
Output Collector Voltage	V_4	20	Vdc
Input Voltage*	V_2, V_5	±5.0	Volts
Power Dissipation @ T_A = 25°C (Package Limitation)	P_D	1.0	Watt
Derate above 25°C	$1/\theta_{JA}$	10	mW/°C
Operating Temperature Range	T_A	-10 to +75	°C

*Differential Voltage Swing.

FIGURE 1 – Typical Application (10.7 MHz Limiting Amplifier)



See Packaging Information Section for outline dimensions.

ELECTRICAL CHARACTERISTICS (V^+ = 12 Volts, f = 10.7 MHz, T_A = +25°C, unless otherwise noted.)



Characteristic	Symbol	Min	Typ	Max	Unit
Total Current Drain	I_D	–	–	10	mA
Output Quiescent Current	I_Q	1.75	3.2	5.0	mA
Output Saturation Voltage	V(sat)	–	3.5	–	Volts
Forward Transadmittance	$\|Y_{21}\|$	25	–	–	mmhos
Reverse Transadmittance	$\|Y_{12}\|$	–	0.01	–	mmho
Input Capacitance	C_{in}	–	6.0	–	pF
Input Conductance	G_{in}	–	0.4	–	mmho
Output Capacitance	C_{out}	–	2.5	–	pF
Output Conductance	G_{out}	–	35	–	µmhos
Noise Figure (R_S = 750 Ω)	N_F	–	7.0	–	dB
Maximum Stable Gain (Stern Factor = 3)	A_v	–	40	–	dB
Input Voltage (3.0 dB Limiting)	e_{in}	–	60	–	mV

FIGURE 2 – LIMITING CHARACTERISTICS





FIGURE 4 – CURRENT DRAIN AND OUTPUT CURRENT



TEST CIRCUITS

FIGURE 5 – POWER-GAIN TEST CIRCUIT



Note: C1 (1000 pF nom), C2 (420 pF nom), C3 (20 pF nom) adjusted for maximum power gain.

FIGURE 6 – LIMITING AND AM REJECTION TEST CIRCUIT



T1 – Ratio Detector Primary Impedance ≈ 1.5 kΩ

APPLICATIONS INFORMATION

Because of the low reverse transfer admittance of the MFC6010, stability will be dependent mainly upon circuit layout. With careful design, very high gain (in the order of 40 dB) may be achieved at 10.7 MHz. The bias and supply currents may be varied from their normal values (shown in Figure 4) by shunting additional resistance from pin 6 to ground or to the supply line.

Although less gain may be realized when using the MFC6010 as a limiter, it is recommended that it be operated in a non-saturated mode. This mode of operation results in a high output impedance at limiting. Therefore the operation of the demodulator circuit is not subject to variable loading of the limiter output.

In order to avoid driving the amplifier transistor components of the MFC6010 into saturation, the load resistance must be chosen to ensure that current limiting occurs before the collector voltage drops to a value low enough to forward bias the collector-base junction. In a transformer coupled circuit, the maximum allowable load can be derived from

$$R_L = \frac{2\,(V^+ - V_5)}{I_o}$$

where values for I_o may be determined from Figure 4 (providing the bias currents have not been altered from their normal values).

In order to avoid degradation of AM rejection, the input signal should not exceed one volt (rms).



○ Motorola terminal and pin number position



● μA703 or CA3053 terminal and pin number position

*Foil patterns shown are intended to show pin-for-pin interconnection. Any change in the number of components is dictated by the requirements of the individual design.