

Hardware Development Guide for the MIMXRT1050/MIMXRT1060 Processor

1. Introduction

This document's purpose is to help hardware engineers design and test their MIMXRT1050/MIMXRT1060 processor-based designs. It provides information about board layout recommendations and design checklists to ensure first-pass success and avoidance of board bring-up problems. At the same time, as MIMXRT1060 is pin-to-pin compatible with MIMXRT1050, thus IMXRT1050-EVKB shared the same design with MIMXRT1060-EVK, and all the following hardware design guide for MIMXRT1050 is applicable to MIMXRT1060 too. This guide is released along with the relevant device-specific hardware documentation such as data sheets, reference manuals, and application notes available on nxp.com.

Contents

1.	Introduction	1
2.	Background.....	2
3.	Power supply	2
4.	Clocks	7
5.	Debugging and programming	9
6.	Boot, reset, and miscellaneous	11
7.	Layout recommendations	15
7.1.	Stackup	15
7.2.	Placement of bulk and decoupling capacitors	15
7.3.	SDRAM.....	16
7.4.	USB	16
7.5.	High-speed signal routing recommendations	17

2. Background

The MIMXRT1050/MIMXRT1060 processors are NXP's latest additions to a growing family of real-time processing products, offering high-performance processing optimized for lowest power consumption and best real-time response. The MIMXRT1050/MIMXRT1060 processors feature NXP's advanced implementation of the Arm® Cortex®-M7 core which operates at speeds of up to 600 MHz. The MIMXRT1050/MIMXRT1060 processors are specifically useful for applications such as:

- Industrial Human Machine Interfaces (HMI)
- Motor control
- Home appliances

3. Power supply

See [Table 1](#) for the power domains and power supply decoupling recommendations. Note that the power control diagram is applicable to MIMXRT1050 A1 silicon.

Table 1. Power domains

Power rail	MIN (V)	TYP (V)	MAX (V)	Description
VDD_SOC_IN	0.925	—	1.3	Power for the core supply
VDD_HIGH_IN	2.8	3.3	3.6	VDD_HIGH_IN supply voltage
DCDC_IN	2.8 ¹	2.9 ¹	3.3 ¹	Power for the DCDC
VDD_SNVS_IN	2.4	3	3.6	Power for the SNVS and RTC
USB_OTG1_VBUS USB_OTG2_VBUS	4.4	5	5.5	Power for the USB VBUS
VDDA_ADC	3	3.3	3.6	Power for the 12-bit ADC
VDDA_IN	3	3.3	3.6	Power for the 12-bit ADC
NVCC_SD0	3	3.3	3.6	Power for the GPIO in the SDIO1 bank (3.3 V mode)
	1.65	1.8	1.95	Power for the GPIO in the SDIO1 bank (1.8 V mode)
NVCC_SD1	3	3.3	3.6	Power for the GPIO in the SDIO2 bank (3.3 V mode)
	1.65	1.8	1.95	Power for the GPIO in the SDIO2 bank (1.8 V mode)
NVCC_EMC	3	3.3	3.6	IO supply for the GPIO in the EMC bank (3.3 V mode)
	1.65	1.8	1.95	IO supply for the GPIO in the EMC bank (1.8 V mode)
NVCC_GPIO	3	3.3	3.6	IO power for the GPIO

1. For A0 silicon, the DCDC_IN voltage domain is 2.8 V ~ 3.0 V, while for A1 silicon and the later DCDC_IN, the voltage domain is 2.8 V~3.6 V.

Table 2. Power supply decoupling recommendations

Power rail	Decoupling and bulk capacitors (min qty)	Description
VDD_SOC_IN	$5 \times 0.22 \mu\text{F}^2 + 1 \times 4.7 \mu\text{F}^1 + 1 \times 22 \mu\text{F}^3$	Place at least one 4.7 μF capacitor and three 0.22 μF capacitors next to balls F6, F7, F8, and so on.
VDD_HIGH_IN	$1 \times 0.22 \mu\text{F}^2 + 1 \times 4.7 \mu\text{F}^1$	—
VDD_HIGH_CAP	$1 \times 0.22 \mu\text{F}^2 + 1 \times 4.7 \mu\text{F}^1$	VDDHIGH_CAP is restricted to the MX6RT loads.
DCDC_IN	$3 \times 0.22 \mu\text{F}^2 + 1 \times 4.7 \mu\text{F}^1 + 1 \times 22 \mu\text{F}^3$	Place at least one 4.7 μF capacitor and one 0.22 μF capacitor next to ball M1.
VDD_SNVS_IN	$1 \times 0.22 \mu\text{F}^2$	—
VDD_SNVS_CAP	$1 \times 0.22 \mu\text{F}^2 + 1 \times 4.7 \mu\text{F}^1$	Select a small capacitor with a low ESR. Do not connect any loads to VDD_SNVS_CAP.
USB_OTG1_VBUS USB_OTG2_VBUS	$1 \times 1 \mu\text{F}^1$	10-V rated.
VDDA_ADC_3P3	$1 \times 0.22 \mu\text{F}^2 + 1 \times 1 \mu\text{F}^1$	Place the buck and bypass capacitors next to ball N14.
NVCC_SD0	$1 \times 0.1 \mu\text{F} + 1 \times 4.7 \mu\text{F}^1$	Place the buck and bypass capacitors next to ball J6.
NVCC_SD1	$1 \times 0.1 \mu\text{F} + 1 \times 4.7 \mu\text{F}^1$	Place the buck and bypass capacitors next to ball K5.
NVCC_EMC	$2 \times 0.1 \mu\text{F} + 1 \times 4.7 \mu\text{F}^1$	Place the buck and bypass capacitors next to balls F5 and E6.
NVCC_GPIO	$3 \times 0.1 \mu\text{F} + 1 \times 4.7 \mu\text{F}^1$	—

1. For the 4.7- μF capacitors, use the 0402 package.
2. For the 0.22- μF capacitors, use the 0402 package.
3. For the 22- μF capacitors, the 0603 package is preferred; the 0805 and 1206 packages are acceptable.

Table 3. Power sequence and recommendations

Item	Recommendation	Description
1. Power sequence	Comply with the power-up/power-down sequence guidelines (as described in the data sheet) to guarantee a reliable operation of the device.	Any deviation from these sequences may result in these situations: <ul style="list-style-type: none"> • Excessive current during the power-up phase • Prevention of the device from booting • Irreversible damage to the processor (worst-case scenario)
2. SNVS domain signals	Do not overload the coin cell backup power rail VDD_SNVS_IN. Note that these I/Os are associated with VDD_SNVS_IN (most inputs have on-chip pull resistors and do not require external resistors): <ul style="list-style-type: none"> • PMIC_STBY_REQ—configurable output • PMIC_ON_REQ—push-pull output • TEST_MODE—on-chip pulldown • WAKEUP—the GPIO that wakes the SoC up in the SNVS mode 	Concerning i.MX RT1050: <ul style="list-style-type: none"> • When VDD_SNVS_IN = VDD_HIGH_IN in the SNVS domain, the current is drawn from both equally. • When VDD_HIGH_IN > VDD_SNVS_IN, VDD_HIGH_IN supplies all the SNVS domain current and the current flows into VDD_SNVS_IN to charge the coin cell battery. • When VDD_SNVS_IN > VDD_HIGH_IN, VDD_SNVS_IN supplies current to SNVS, and a small leakage current flows into VDD_HIGH_IN.
3. Power ripple	Maximum ripple voltage limitation.	The common limitation for the ripple noise shall be less than 5 % Vp-p of the supply voltage average value. The related power rails affected are VDD_XXX_IN and VDD_XXX_CAP. Note that for DCDC_IN, the ripple is within 1 % for A0 silicon.
4. VDD_SNVS_IN and VDD_HIGH_IN	If VDD_SNVS_IN is directly supplied by a coin cell battery, a schottky diode is required between VDD_HIGH_IN and VDD_SNVS_IN. The cathode is connected to VDD_SNVS_IN. Alternately, VDD_HIGH_IN and VDD_SNVS_IN can be tied together if the real-time clock function is not needed during the system power-down.	When no power is supplied to VDD_VSNVS_IN, the diode limits the voltage difference between the two on-chip SNVS power domains to approximately 0.3 V. The processor allows the current to flow between the two SNVS power domains, proportionally to the voltage difference.

- Power Up Sequence Requirement
 - VDD_SNVS_IN supply must be turned on before any other power supply or be connected (shorted) with VDD_HIGH_IN supply
 - If a coin cell is used to power VDD_SNVS_IN, then ensure that it is connected before any other supply is switched on
 - When internal DCDC is enabled, external delay circuit is required to delay the “DCDC_PSWITCH” signal 1 ms after DCDC_IN is stable
 - POR_B should be held low during the entire power up sequence
- Power Down Sequence Requirement
 - VDD_SNVS_IN supply must be turned off after any other power supply or be connected (shorted) with VDD_HIGH_IN supply
 - If a coin cell is used to power VDD_SNVS_IN, then ensure that it is removed after any other supply is switched off




Figure 1. Power up and power down sequence

- For IMXRT1050-EVKB, see [Figure 2](#).
 - Firstly, it powers up SNVS.
 - PMIC_REQ_ON is then switched on to enable the external DC/DC to power up other power domains.
 - DCDC_PSWITCH is delayed more than 1ms to switch the internal DCDC on.
 - DCDC_OUT output to power the VDD_SOC_IN.
 - The ON/OFF button is used to switch PMIC_REQ_ON on/off to control power modes.
 - The RESET button and the WDOG output are used to reset the system power.

NOTE

For silicon A0 silicon, you need power SNVS domain together with DCDC_IN by 2.8 V ~ 3.0 V, otherwise the on-chip DCDC module does not work properly.




Figure 2. Power control diagram

- About on chip DC/DC module

The internal DC/DC switching frequency is about 1.5MHz, DC/DC in working condition need to have external inductor and capacitors, the illustration is as below [Figure 3](#), please pay attention to below items:

- The recommended value for the external inductor is about 4.7u~10uH , saturation current >1A, ESR < 0.2Ohm;
- The external buck capacitor value together is about 33uF, this includes all the capacitors used on DCDC_OUT and VDD_SOC_IN;
- DCDC_PSWITCH should delay 1ms with respect to DCDC_IN 1ms, this purpose is to wait DCDC_IN stable until DC/DC startup;
- If you want to bypass internal DC/DC, you still need to power DCDC_IN and ground the DCDC_PSWITCH, at the same time keep the DCDC_LP floating;
- Try to keep the DC/DC current loop as small as possible to avoid EMI issues;




Figure 3. DC/DC function diagram

4. Clocks

See [Table 4](#) for the clock configuration. The 32.768-kHz and 24-MHz oscillators are used for the EVK design.

Table 4. Clocks' configurations


Signal name	Recommended connections	Description
1. RTC_XTALI/RTC_XTALO	 <p>For the precision 32.768-kHz oscillator, connect a crystal between RTC_XTALI and RTC_XTALO. Choose a crystal with a maximum ESR (Equivalent Series Resistance) of 100 k and follow the manufacturer's recommendation for the loading capacitance. Do not use an external biasing resistor because the bias circuit is on the chip.</p>	<p>To hit the exact oscillation frequency, the board capacitors must be reduced to account for the board and chip parasitics. The integrated oscillation amplifier is self-biasing, but relatively weak. Care must be taken to limit the parasitic leakage from RTC_XTALI and RTC_XTALO to either the power or the ground (>100 M). This de-biases the amplifier and reduces the start-up margin.</p>
	<p>For the external kHz source (if feeding an external clock into the device), RTC_XTALI can be driven DC-coupled with RTC_XTALO floating or driven by a complementary signal.</p>	<p>If you want to feed an external low-frequency clock into RTC_XTALI, the RTC_XTALO pin must remain unconnected or driven by a complementary signal. The logic level of this forcing clock must not exceed the VDD_SNV5_CAP level and the frequency shall be <100 kHz under the typical conditions.</p>
	<p>An on-chip loose-tolerance ring oscillator of approximately 40 kHz is available. If RTC_XTALI is tied to GND and RTC_XTALO is floating, the on-chip oscillator is engaged automatically.</p>	<p>When a high-accuracy real-time clock is not required, the system may use the on-chip 40-kHz oscillator. The tolerance is $\pm 50\%$. The ring oscillator starts faster than the external crystal and is used until the external crystal reaches a stable oscillation. The ring oscillator also starts automatically if no clock is detected at RTC_XTALI at any time.</p>
2. XTALI/XTALO	<p>For the precision 24-MHz oscillator, connect a fundamental-mode crystal between XTALI and XTALO. An typical 80 ESR crystal rated for a maximum drive level of 250 μW is acceptable. Alternately, a typical 50 ESR crystal rated for a maximum drive level of 200 μW may be used.</p>	<p>The SDK software requires 24 MHz on XTALI/XTALO. The crystal can be eliminated if an external 24-MHz oscillator is available in the system. In this case, XTALO must be directly driven by the external oscillator and XTALI must be mounted with a typical load capacitor. The logic level of this forcing clock must not exceed the NVCC_PLL level.</p>

Table 4. Clocks' configurations

Signal name	Recommended connections	Description
		If this clock is used as a reference for the USB, then there are strict frequency tolerance and jitter requirements. See the OSC24M chapter and the relevant interface specifications chapters for details.
	Bias XTALI with a 2.2-M resistor to GND. Mount the resistor close to the XTALI ball.	The XTALI bias must be adjusted externally to ensure a reasonable start-up time.
3.CCM_CLK1_P/ CCM_CLK1_N	<p>One general-purpose differential high-speed clock input/output (LVDS I/O) is provided. It can be used:</p> <ul style="list-style-type: none"> • To feed the external reference clock to the PLLs and further to the modules inside the SoC. • To output the internal SoC clock to be used outside the SoC as either a reference clock or a functional clock for the peripherals. 	<p>See the <i>i.MX RT1050 Reference Manual</i> for details about the respective clock trees.</p> <p>Alternatively, use a single-ended signal to drive the CLK1_P input. In this case, the corresponding CLK1_N input must be tied to a constant voltage level equal to one half of the input signal swing.</p> <p>The termination must be provided in case of high-frequency signals. After the initialization, the CLK1 input/output can be disabled (if not used). If not used, either one or both CLK1_N/P pairs may remain unconnected.</p>

5. Debugging and programming

See [Table 5](#) for the JTAG interface summary and recommendation. The IMXRT1050-EVKB also features an OpenSDA, which makes it easier to debug without an external debugger. At the same time, next version EVK board will change to LPC4322 based FREELINK which implement the same function as K20 based OPENSDA.

Table 5. JTAG interface summary

JTAG signals	I/O type	On-chip termination	External termination
JTAG_TCK	Input	47 k Ω pull-up	Not required; can use 10 k Ω pull-up
JTAG_TMS	Input	47 k Ω pull-up	Not required; can use 10 k Ω pull-up
JTAG_TDI	Input	47 k Ω pull-up	Not required; can use 10 k Ω pull-up
JTAG_TDO	3-state output	100 k Ω pull-up	Do not use pullup or pull-down
JTAG_TRSTB	Input	47 k Ω pull-up	Not required; can use 10 k Ω pull-up
JTAG_MOD	Input	100 k Ω pull-up	Use 4.7 k Ω pull-down or tie to GND

Table 6. JTAG recommendation

Signals	Recommendation	Description
1. JTAG_TDO	Do not add external pull-up or pull-down resistors on JTAG_TDO.	JTAG_TDO is configured with an on-chip keeper circuit, such that the floating condition is actively eliminated if an external pull resistor is not present. An external pull resistor on JTAG_TDO is detrimental. See Table 5 for a summary of the JTAG interface.
2. JTAG_TDO	Ensure that the on-chip pull-up/pull-down configuration is followed if external resistors are used with the JTAG signals (except for JTAG_TDO). For example, do not use an external pull-down on an input that has an on-chip pull-up.	External resistors can be used with all JTAG signals except for JTAG_TDO, but they are not required. See Table 5 for a summary of the JTAG interface.
3. JTAG_MOD	JTAG_MOD is called SJC_MOD in some documents. Both names refer to the same signal. JTAG_MOD shall be externally connected to GND for normal operation in a system. The termination to GND through an external pull-down resistor is allowed. Use a 4.7-k Ω resistor.	When JTAG_MOD is low, the JTAG interface is configured for a common software debug, adding all the system TAPs to the chain. When JTAG_MOD is high, the JTAG interface is configured to a mode compliant with the IEEE 1149.1 standard.

Table 7. OpenSDA recommendation

Signals	Recommendation	Description
1. SWD_DIO	Connect to the K20 signal through a buffer	The OpenSDA in the EVK board is implemented as a debugger, which eliminates the cost for the users.
2. SWD_CLK	Connect to the K20 signal through a buffer	
3. UART_TXD/UART_RXD	Connect to the K20 signal through a buffer	The UART signals connected to K20 realize a virtual COM port for the OpenSDA USB for debugging.

Table 8. Flashloader peripheral I/Os

Signals	Recommendation	Description
1. UART1	The Serial Downloader provides a means to download a program image to the chip over the USB and UART serial connections. In this mode, ROM programs WDOG1 for a time-out specified by the fuse WDOG Time-out Select (See the Fusemap chapter for details) if the WDOG_ENABLE eFuse is 1 and continuously polls for the USB and UART connection. If no activity is found on USB OTG1 and UART 1/2 and the watchdog timer expires, the Arm core is reset.	The ROM code firstly polls the UART1 signals from TXD1/RXD1. Add a 10-k Ω pull up resistor to the TXD1/RXD1 pins to avoid an invalid trigger of the UART port in the serial download mode.
2. USB1		If there is no polling activity from UART1 in the serial download mode, the ROM code acts as an HID device for PC downloading.

6. Boot, reset, and miscellaneous

See [Table 9](#) for the boot, reset, and miscellaneous configurations, such as ON/OFF, TEST_MODE, NC pins, and other.

Table 9. Boot configuration

Item	Recommendation	Description
1. BOOT_CFG[11:0]	The BOOT_CFG signals are required for a proper functionality and operation and shall not be left floating.	See the “System Boot” chapter in your chip reference manual for the correct boot configuration. Note that an incorrect setting may result in an improper boot sequence.
2. BOOT_MODE[1:0]	<p>For BOOT_MODE1 and BOOT_MODE0, use one of these options to achieve logic 0:</p> <ul style="list-style-type: none"> • Tie to GND through any-value external resistor • Tie directly to GND <p>For logic 1, use one of these options:</p> <ul style="list-style-type: none"> • Tie directly to the NVCC_GPIO_XX rail • Tie to the NVCC_GPIO_XX rail through an external 10-kΩ resistor. <p>A value of 4.7 kΩ is preferred for high-noise environments.</p> <p>If a switch control is desired, no external pull-down resistors are necessary. Simply connect the SPST switches directly to the NVCC_GPIO_XX rail.</p>	<p>BOOT_MODE1 and BOOT_MODE0 each have on-chip pull-down devices with a nominal value of 100 kΩ, a projected minimum of 60 kΩ, and a projected maximum of 140 kΩ.</p> <p>When the on-chip fuses determine the boot configuration, both boot mode inputs can be disconnected.</p>
3. BOOT_CFG and BOOT_MODE signals multiplexed with LCD signals	<p>To reduce incorrect boot-up mode selections, do one of the following:</p> <ul style="list-style-type: none"> • Use the LCD boot interface lines only as processes or outputs. Make sure that the LCD boot interface lines are not loaded down (such that the level is interpreted as low during the powerup) when the intent is to be at a high level, or the other way round. • If the LCD boot signal must be configured as an input, isolate the LCD signal from the target driving source with an analog switch and apply the logic value with a second analog switch. Alternately, the peripheral devices with 3-state outputs may be used. Ensure that the output is high-impedance. 	<p>Using the LCD boot interface lines as inputs may result in a wrong boot because of the source overcoming the pull resistor value.</p> <p>A peripheral device may require the LCD signal to have an external or on-chip resistor to minimize signal floating. If the usage of the LC boot signal affects the peripheral device, then an analog switch, an open collector buffer, or an equivalent shall isolate the path. A pull-up or pull-down resistor at the peripheral device may be required to maintain the desired logic level. See the switch or device data sheet for the operating specifications.</p>




Figure 4. Boot mode setting

Table 10. Reset and miscellaneous recommendations

Item	Recommendation	Description
1. POR_B	If the external POR_B signal is used to control the processor POR, then POR_B must be immediately asserted at the powerup and remain asserted until the VDD_HIGH_CAP and VDD_SNVS_CAP supplies are stable. VDD_SOC_IN may be applied in either order with no restrictions. In the absence of an external reset feeding the SRC_POR_B input, the internal POR module takes control.	See the “System Boot” chapter in your chip reference manual for the correct boot configuration. Note that an incorrect setting may result from an improper boot sequence. POR_B signal has internal 100K pull up to SNVS domain, should pull up to VDD_SNVS_IN if need to add external pull up resistor, otherwise it will cause additional leakage during SNVS mode.
2. ON/OFF	For portable applications, the ON/OFF input may be connected to the ON/OFF SPST push-button. The on-chip debouncing is provided, and this input has an on-chip pullup. If not used, ON/OFF can be a no-connect. A 4.7-kΩ to 10-kΩ series resistor can be used when the current drain is critical.	A brief connection to GND in the OFF mode causes the internal power management state machine to change the state to ON. In the ON mode, a brief connection to GND generates an interrupt (intended to be a software-controllable power-down). Approximately five seconds (or more) to GND causes a forced OFF. Both boot mode inputs can be disconnected.
3. TEST_MODE	The TEST_MODE input is internally connected to an on-chip pull-down device. You may either float this signal or tie it to GND.	This input is reserved for NXP manufacturing use.
4. GPANAIO	GPANAIO must be a no-connect.	This output is reserved for NXP manufacturing use.
5. NC pin	The NC contacts are no-connect and shall float.	Depending on the feature set, some versions of ICs may have the NC contacts connected inside the BGA.

Table 11. ROM Bootloader Peripheral PinMux

Peripheral	Instance	Port (IO function)	PAD	Mode
LPUART	1	LPUART1_TX	GPIO_AD_B0_12	ALT2
		LPUART1_RX	GPIO_AD_B0_13	ALT2
LPSPI	1	LPSP1_SCK	GPIO_SD_B0_00	ALT4
		LPSP1_SDO	GPIO_SD_B0_02	ALT4
		LPSP1_SDI	GPIO_SD_B0_03	ALT4
		LPSP1_PCS0	GPIO_SD_B0_01	ALT4
		LPSP2_SCK	GPIO_SD_B1_07	ALT4
	2	LPSP2_SDO	GPIO_SD_B1_08	ALT4
		LPSP2_SDI	GPIO_SD_B1_09	ALT4
		LPSP2_PCS0	GPIO_SD_B1_06	ALT4
		LPSP3_SCK	GPIO_AD_B0_00	ALT7
	3	LPSP3_SDO	GPIO_AD_B0_01	ALT7
		LPSP3_SDI	GPIO_AD_B0_02	ALT7
		LPSP3_PCS0	GPIO_AD_B0_03	ALT7
	4	LPSP4_SCK	GPIO_B0_03	ALT3
		LPSP4_SDO	GPIO_B0_02	ALT3
		LPSP4_SDI	GPIO_B0_01	ALT3
		LPSP4_PCS0	GPIO_B0_00	ALT3
SEMC NAND	—	SEMC_DATA00	GPIO_EMC_00	ALT0
		SEMC_DATA01	GPIO_EMC_01	ALT0
		SEMC_DATA02	GPIO_EMC_02	ALT0
		SEMC_DATA03	GPIO_EMC_03	ALT0
		SEMC_DATA04	GPIO_EMC_04	ALT0
		SEMC_DATA05	GPIO_EMC_05	ALT0
		SEMC_DATA06	GPIO_EMC_06	ALT0
		SEMC_DATA07	GPIO_EMC_07	ALT0
		SEMC_DATA08	GPIO_EMC_30	ALT0
		SEMC_DATA09	GPIO_EMC_31	ALT0
		SEMC_DATA10	GPIO_EMC_32	ALT0
		SEMC_DATA11	GPIO_EMC_33	ALT0
		SEMC_DATA12	GPIO_EMC_34	ALT0
		SEMC_DATA13	GPIO_EMC_35	ALT0
		SEMC_DATA14	GPIO_EMC_36	ALT0
		SEMC_DATA15	GPIO_EMC_37	ALT0
		SEMC_ADDR9	GPIO_EMC_18	ALT0
		SEMC_ADDR11	GPIO_EMC_19	ALT0
		SEMC_ADDR12	GPIO_EMC_20	ALT0
		SEMC_BA1	GPIO_EMC_22	ALT0
		SEMC_CSX0	GPIO_EMC_41	ALT0
SEMC NOR	—	SEMC_DATA00	GPIO_EMC_00	ALT0
		SEMC_DATA01	GPIO_EMC_01	ALT0
		SEMC_DATA02	GPIO_EMC_02	ALT0
		SEMC_DATA03	GPIO_EMC_03	ALT0
		SEMC_DATA04	GPIO_EMC_04	ALT0
		SEMC_DATA05	GPIO_EMC_05	ALT0
		SEMC_DATA06	GPIO_EMC_06	ALT0
		SEMC_DATA07	GPIO_EMC_07	ALT0
		SEMC_DATA08	GPIO_EMC_30	ALT0
		SEMC_DATA09	GPIO_EMC_31	ALT0
		SEMC_DATA10	GPIO_EMC_32	ALT0
		SEMC_DATA11	GPIO_EMC_33	ALT0
		SEMC_DATA12	GPIO_EMC_34	ALT0
		SEMC_DATA13	GPIO_EMC_35	ALT0

Table 11. ROM Bootloader Peripheral PinMux

Peripheral	Instance	Port (IO function)	PAD	Mode
		SEMC_DATA14	GPIO_EMC_36	ALT0
		SEMC_DATA15	GPIO_EMC_37	ALT0
		SEMC_ADDR0	GPIO_EMC_09	ALT0
		SEMC_ADDR1	GPIO_EMC_10	ALT0
		SEMC_ADDR2	GPIO_EMC_11	ALT0
		SEMC_ADDR3	GPIO_EMC_12	ALT0
		SEMC_ADDR4	GPIO_EMC_13	ALT0
		SEMC_ADDR5	GPIO_EMC_14	ALT0
		SEMC_ADDR6	GPIO_EMC_15	ALT0
		SEMC_ADDR7	GPIO_EMC_16	ALT0
		SEMC_ADDR11	GPIO_EMC_19	ALT0
		SEMC_ADDR12	GPIO_EMC_20	ALT0
		SEMC_BA0	GPIO_EMC_21	ALT0
		SEMC_BA1	GPIO_EMC_22	ALT0
		SEMC_CSX0	GPIO_EMC_41	ALT0
SD	1	USDHC1_CMD	GPIO_SD_B0_00	ALT0
		USDHC1_CLK	GPIO_SD_B0_01	ALT0
		USDHC1_DATA0	GPIO_SD_B0_02	ALT0
		USDHC1_DATA1	GPIO_SD_B0_03	ALT0
		USDHC1_DATA2	GPIO_SD_B0_04	ALT0
		USDHC1_DATA3	GPIO_SD_B0_05	ALT0
	2	USDHC2_DATA3	GPIO_SD_B1_00	ALT0
		USDHC2_DATA2	GPIO_SD_B1_01	ALT0
		USDHC2_DATA1	GPIO_SD_B1_02	ALT0
		USDHC2_DATA0	GPIO_SD_B1_03	ALT0
		USDHC2_CLK	GPIO_SD_B1_04	ALT0
		USDHC2_CMD	GPIO_SD_B1_05	ALT0
		USDHC2_RESET_B	GPIO_SD_B1_06	ALT0
		USDHC2_DATA4	GPIO_SD_B1_08	ALT0
		USDHC2_DATA5	GPIO_SD_B1_09	ALT0
		USDHC2_DATA6	GPIO_SD_B1_10	ALT0
		USDHC2_DATA7	GPIO_SD_B1_11	ALT0
FlexSPI	1	FLEXSPI_B_DATA3	GPIO_SD_B1_00	ALT1
		FLEXSPI_B_DATA2	GPIO_SD_B1_01	ALT1
		FLEXSPI_B_DATA1	GPIO_SD_B1_02	ALT1
		FLEXSPI_B_DATA0	GPIO_SD_B1_03	ALT1
		FLEXSPI_B_SCLK	GPIO_SD_B1_04	ALT1
		FLEXSPI_B_DQS	GPIO_SD_B0_05	ALT4
		FLEXSPI_B_SS0_B	GPIO_SD_B0_04	ALT4
		FLEXSPI_B_SS1_B	GPIO_SD_B0_01	ALT6
		FLEXSPI_A_DQS	GPIO_SD_B1_05	ALT1
		FLEXSPI_A_SS0_B	GPIO_SD_B1_06	ALT1
		FLEXSPI_A_SS1_B	GPIO_SD_B0_00	ALT6
		FLEXSPI_A_SCLK	GPIO_SD_B1_07	ALT1
		FLEXSPI_A_DATA0	GPIO_SD_B1_08	ALT1
		FLEXSPI_A_DATA1	GPIO_SD_B1_09	ALT1
		FLEXSPI_A_DATA2	GPIO_SD_B1_10	ALT1
		FLEXSPI_A_DATA3	GPIO_SD_B1_11	ALT1
		FLEXSPI_A_DATA7	GPIO_SD_B1_00	ALT1
		FLEXSPI_A_DATA6	GPIO_SD_B1_01	ALT1
		FLEXSPI_A_DATA5	GPIO_SD_B1_02	ALT1
		FLEXSPI_A_DATA4	GPIO_SD_B1_03	ALT1

7. Layout recommendations

7.1. Stackup

A high-speed design requires a good stackup to have the right impedance for the critical traces.




Figure 5. IMXRT1050-EVKB stackup

The constraints for the trace width depend on many factors, such as the board stackup and the associated dielectric and copper thickness, required impedance, and required current (for power traces). The stackup also determines the constraints for routing and spacing. Consider the following when designing the stackup and selecting the material for your board:

- The board stackup is critical for the high-speed signal quality.
- Preplan the impedance of the critical traces.
- The high-speed signals must have reference planes on adjacent layers to minimize crosstalk.
- The NXP reference design equals Isola FR4.
- The NXP validation boards equal Isola FR4.
- The recommended stackup is four layers, with the layer stack shown in [Figure 5](#). The left-hand image shows the detail provided by NXP inside the fabrication detail as a part of the Gerber files. The right-hand side shows the solution suggested by the PCB fabrication company for the requirements. [Figure 6](#) shows the IMXRT1050-EVKB PCB stackup implementation:

Layers	Single Ended		Differential			Differential		
	Trace Width (Mils)	Impedance (Ohms)	Trace Width (Mils)	Trace Spacing 'Airgap' (Mils)	Impedance (Ohms)	Trace Width (Mils)	Trace Spacing 'Airgap' (Mils)	Impedance (Ohms)
L1	5.00	50	4.2	6.00	100	4.70	5.00	90
L4	5.00	50				4.70	5.00	90

Figure 6. IMXRT1050-EVKB stackup implementation

7.2. Placement of bulk and decoupling capacitors

Place the small decoupling capacitors and the larger bulk capacitors on the bottom side of the CPU. The 0402 decoupling capacitors and the 0603 bulk capacitors must be placed as close as possible to the power balls. Placing the decoupling capacitors close to the power balls is critical to minimize inductance and ensure the high-speed transient current demand of the processor. The correct via size, trace width,

and trace space are critical to preserve the adequate routing space. The recommended geometry is as follows:

- For the BGA constraint area:
 - The via type is 14/8 mils, the trace width is 4 mils, and the trace space is 3.79 mils.
- For the default area (except for the BGA):
 - The via type is 18/8 mils, the trace width is 5 mils, and the trace space is 7 mils.
 - The preferred BGA power-decoupling design layout is available at nxp.com.
 - Use the NXP design strategy for power and decoupling.

7.3. SDRAM

The SDRAM interface (running at up to 166 MHz) is one of the critical interfaces for the chip routing. The controlled impedance for the single-ended traces must be 50 Ω . Ideally, route all signals at the same length as the EVK board. See the IMXRT1050-EVKB layout to route all signals at the same length (± 50 mils).

The SDRAM routing must be separated into three groups: data, address, and control. See the EVK layout to separate all SDRAM signals into two groups:

- All data lines and DM[x]
- All address lines and control lines

Because the RT1050-EVK is a 4-layer board design, both routing groups refer to the GND plane for the impedance control. One group is routed at the top layer (the reference plane is the second layer), while the other group is routed at the bottom layer (the reference plane is the third layer).

7.4. USB

Use these recommendations for the USB:

- Route the high-speed clocks and the DP and DM differential pair firstly.
- Route the DP and DM signals on the top (or bottom) layer of the board.
- The trace width and spacing of the DP and DM signals must meet the differential impedance requirement of 90 Ω .
- Route the traces over the continuous planes (power and ground):
 - They must not pass over any power/GND plane slots or anti-etch.
 - When placing the connectors, make sure that the ground plane clearouts around each pin have ground continuity between all pins.
- Maintain the parallelism (skew-matched) between DP and DM, and match the overall differential length difference to less than 5 mils.
- Maintain the symmetric routing for each differential pair.
- Do not route the DP and DM traces under the oscillators or parallel to the clock traces (and/or data buses).
- Minimize the lengths of the high-speed signals that run parallel to the DP and DM pair.

- Keep the DP and DM traces as short as possible.
- Route the DP and DM signals with a minimum amount of corners. Use 45-degree turns instead of 90-degree turns.
- Avoid layer changes (vias) on the DP and DM signals. Do not create stubs or branches.
- Provide the ground return vias within a 50-mil distance from the signal layer-transition vias when transitioning between different reference ground planes.

7.5. High-speed signal routing recommendations

The following list provides recommendations for routing the traces for high-speed signals. Note that the propagation delay and the impedance control must match to have a correct communication with the devices.

- The high-speed signals (SDRAM, RMII, Display, Hyperflash, SD card) must not cross gaps in the reference plane.
- Avoid creating slots, voids, and splits in the reference planes. Review the via voids to ensure that they do not create splits (space out vias).
- Provide the ground return vias within a 100-mil distance from the signal layer-transition vias when transitioning between different reference ground planes.
- A solid GND plane must be directly under the crystal-associated components, and traces.
- The clocks or strobes that are on the same layer need at least $2.5\times$ spacing from the adjacent traces ($2.5\times$ height from the reference plane) to reduce crosstalk.
- Provide the ground return vias within a 100-mil distance from the signal layer-transition vias when transitioning between different reference ground planes.
- All synchronous modules must have the bus length matching and relative clock length control.
- For the SD module interfaces:
 - Match the data, clock, and CMD trace lengths (length delta depends on the bus rates).
 - Follow similar SDRAM rules for data, address, and control as for the SD module interfaces.

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Arm Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and μ Vision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.

Document Number: MIMXRT105060HDUG

Rev.0

08/2018

