### **Silicon Power Transistors**

The MJL21195 and MJL21196 utilize Perforated Emitter technology and are specifically designed for high power audio output, disk head positioners and linear applications.

#### **Features**

- Total Harmonic Distortion Characterized
- High DC Current Gain  $h_{EE} = 25 \text{ Min } @ I_C = 8 \text{ Adc}$
- Excellent Gain Linearity
- High SOA: 2.50 A, 80 V, 1 Second
- Epoxy Meets UL 94, V-0 @ 0.125 in
- ESD Ratings: Human Body Model, 3B > 8000 V Machine Model, C > 400 V
- These are Pb-Free Devices\*

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	250	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	400	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	5	Vdc
Collector-Emitter Voltage - 1.5 V	V <sub>CEX</sub>	400	Vdc
Collector Current - Continuous Peak (Note 1)	I <sub>C</sub>	16 30	Adc
Base Current - Continuous	Ι <sub>Β</sub>	5	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate Above 25°C	P <sub>D</sub>	200 1.43	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 65 to +150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.7	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Pulse Test: Pulse Width = 5.0 μs, Duty Cycle ≤ 10%.




#### ON Semiconductor®


http://onsemi.com

## 16 A COMPLEMENTARY **SILICON POWER TRANSISTORS** 250 V, 200 W

#### MARKING DIAGRAM



TO-264 **CASE 340G** STYLE 2



= 5 or 6

= Assembly Location

YY = Year = Work Week = Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MJL21195G	TO-264 (Pb-Free)	25 Units / Rail
MJL21196G	TO-264 (Pb-Free)	25 Units / Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typical	Max	Unit
OFF CHARACTERISTICS (Note 2)	1		•		
Collector–Emitter Sustaining Voltage $(I_C = 100 \text{ mAdc}, I_B = 0)$		250	-	_	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 200 Vdc, I <sub>B</sub> = 0)	I <sub>CEO</sub>	-	-	100	μAdc
OFF CHARACTERISTICS (Note 3)	•				
Emitter Cutoff Current $(V_{CE} = 5 \text{ Vdc}, I_{C} = 0)$	I <sub>EBO</sub>	-	-	100	μAdc
Collector Cutoff Current (V <sub>CE</sub> = 250 Vdc, V <sub>BE(off)</sub> = 1.5 Vdc)	I <sub>CEX</sub>	-	-	100	μAdc
SECOND BREAKDOWN (Note 3)			•		
Second Breakdown Collector Current with Base Forward Biased ( $V_{CE} = 50 \text{ Vdc}$ , $t = 1 \text{ s}$ (Nonrepetitive) ( $V_{CE} = 80 \text{ Vdc}$ , $t = 1 \text{ s}$ (Nonrepetitive)	I <sub>S/b</sub>	4.0 2.25	_ _	_ _	Adc
ON CHARACTERISTICS (Note 3)	•				
DC Current Gain ( $I_C = 8$ Adc, $V_{CE} = 5$ Vdc) ( $I_C = 16$ Adc, $I_B = 5$ Adc)	h <sub>FE</sub>	25 8.0	_ _	100	
Base–Emitter On Voltage ( $I_C = 8$ Adc, $V_{CE} = 5$ Vdc)	V <sub>BE(on)</sub>	-	-	2.2	Vdc
Collector–Emitter Saturation Voltage ( $I_C = 8$ Adc, $I_B = 0.8$ Adc) ( $I_C = 16$ Adc, $I_B = 3.2$ Adc)	V <sub>CE(sat)</sub>	-	- -	1.4 4	Vdc
DYNAMIC CHARACTERISTICS (Note 3)					
$\label{eq:total Harmonic Distortion at the Output} $V_{RMS} = 28.3 \text{ V, } f = 1 \text{ kHz, } P_{LOAD} = 100 \text{ W}_{RMS}$ hFE unmatched $(Matched pair h_{FE} = 50 @ 5 \text{ A/5 V})$ hFE matched$	T <sub>HD</sub>	-	0.8	-	%
Current Gain Bandwidth Product $(I_C = 1 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f_{test} = 1 \text{ MHz})$	f <sub>T</sub>	4	-	_	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f <sub>test</sub> = 1 MHz)	C <sub>ob</sub>	-	-	500	pF

<sup>2.</sup> Pulse Test: Pulse Width = 5.0  $\mu$ s, Duty Cycle  $\leq$  10%.

<sup>3.</sup> Pulse Test: Pulse Width = 300 µs, Duty Cycle ≤2%.



**Bandwidth Product** 




Figure 2. Typical Current Gain **Bandwidth Product** 

#### **TYPICAL CHARACTERISTICS**




Figure 3. DC Current Gain,  $V_{CE} = 20 \text{ V}$ 

Figure 4. DC Current Gain, V<sub>CE</sub> = 20 V

Figure 6. DC Current Gain, V<sub>CE</sub> = 5 V




Figure 5. DC Current Gain, V<sub>CE</sub> = 5 V




Figure 7. Typical Output Characteristics

Figure 8. Typical Output Characteristics

#### TYPICAL CHARACTERISTICS




Figure 9. Typical Saturation Voltages

Figure 10. Typical Saturation Voltages




Figure 11. Typical Base-Emitter Voltage

Figure 12. Typical Base-Emitter Voltage




Figure 13. Active Region Safe Operating Area

There are two limitations on the power handling ability of a transistor; average junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on  $T_{J(pk)} = 150^{\circ} C$ ;  $T_{C}$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power than can be handled to values less than the limitations imposed by second breakdown.




Figure 14. MJL21195 Typical Capacitance

Figure 15. MJL21196 Typical Capacitance




Figure 16. Typical Total Harmonic Distortion





Figure 17. Total Harmonic Distortion Test Circuit

#### PACKAGE DIMENSIONS

#### TO-3BPL (TO-264) CASE 340G-02 **ISSUE J**



- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	28.0	29.0	1.102	1.142	
В	19.3	20.3	0.760	0.800	
С	4.7	5.3	0.185	0.209	
D	0.93	1.48	0.037	0.058	
E	1.9	2.1	0.075	0.083	
F	2.2	2.4	0.087	0.102	
G	5.45 BSC		0.215 BSC		
Н	2.6	3.0	0.102	0.118	
J	0.43	0.78	0.017	0.031	
K	17.6	18.8	0.693	0.740	
L	11.2 REF		0.411 REF		
N	4.35	4.35 REF		REF	
Р	2.2	2.6	0.087	0.102	
Q	3.1	3.5	0.122	0.137	
R	2.25 REF		0.089 REF		
U	6.3	6.3 REF		REF	
W	2.8	3.2	0.110	0.125	

STYLE 2:

PIN 1. BASE 2. COLLECTOR **EMITTER** 

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative