
# MOS Random Access Memory

# MOSTEK

Random Access Memories

#### **FEATURES**

- ☐ Direct TTL compatibility all inputs and output
- ☐ Three-State Output
- ☐ Single supply: +5V
- ☐ Fast access and cycle time: MK 4102P 1 µs; MK 4102P-1 450 ns
- ☐ Standard 16-pin DIP
- □ Completely static: no clocks or refreshing required




#### **DESCRIPTION**


The MOSTEK MK 4102 is a completely static 1024x1 bit random access memory circuit. It is constructed with N-channel silicon gate depletion mode technology.

All inputs are directly compatible with TTL circuitry. The output of the memory is a three-state buffer. The high impedance "OFF" state coupled with the Chip Select (CS) input permits the construction of large memory arrays with a minimum of additional circuitry. The static operation requires very little system overhead and makes the MK

4102 ideally suited to small and medium size memory applications.

The pin connections and functional operation are similar to MOSTEK's popular 1024x1 bit dynamic random access memory chips, the MK 4006 and the MK 4008. By eliminating the dynamic storage the refreshing is not required. This point, in conjunction with the direct TTL compatibility in and out of the memory chip, makes memory system design with the MK 4102 less complicated.





#### **ABSOLUTE MAXIMUM RATINGS**

Voltage on any pin relative to V <sub>ss</sub>	-0.5V to 7V
Operating Temperature (Ambient)	0°C to 70°C
Storage Temperature (Ambient)	-55°C to +150°C

#### RECOMMENDED DC OPERATING CONDITIONS ( $0^{\circ}C \le T_A \le 70^{\circ}C$ )

		MK 4102 P -	MK 4102 P MK 4102 P-1		
	PARAMETER	MIN	MAX	UNITS	NOTES
V <sub>DD</sub>	Supply Voltage	4.75	5.25	volts	
$V_{ss}$	Supply Voltage	0	0	volts	
V <sub>IH</sub>	Input Voltage, Logic 1	2.2	5.25	volts	
V <sub>IL</sub>	Input Voltage, Logic 0	0	.65	volts	

## RECOMMENDED AC OPERATING CONDITIONS (1) (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C)

	PARAMETER	MK 4102 P-1 MIN MAX	MK 4102 P MIN MAX	UNITS	NOTES	Access Memori
t <sub>RC</sub>	Read Cycle	450	1000	nsec		
t <sub>wc</sub>	Write Cycle	450	1000	nsec		
twe	Write Pulse Width	300	750	nsec		
t <sub>AW</sub>	Address to Write Pulse Delay	100	200	nsec		
t <sub>DS</sub>	Data Set-Up Time	330	800	nsec		
t <sub>DH</sub>	Data Hold Time	50	100	nsec		$\neg$
t <sub>cw</sub>	Chip Select Pulse Width	200	300	nsec		
t <sub>ACW</sub>	Address To Chip Select Delay	50	50	nsec	Write Cycle	
t <sub>ACR</sub>	Address To Chip Select Delay	250	700	nsec	Read Cycle	
t <sub>wa</sub>	Write Pulse to Address Delay	50	50	nsec	· · · · · · · · · · · · · · · · · · ·	

# DC ELECTRICAL CHARACTERISTICS (V\_DD = +5V $\pm 5\%$ , V\_SS = OV, 0°C $\leq T_A \leq 70$ °C)

	MK 4102 P MK 4102 P-1				
	PARAMETER	MIN	MAX	UNITS	NOTES
I <sub>DD</sub>	Supply Current		70	mA	output open
ILI	Input Leakage Current		10	μ <b>Α</b>	$V_{IN} = OV$ to 5.25V <sup>(2)</sup>
I <sub>LO</sub>	Output Leakage Current		10	μ <b>Α</b>	$V_0 = 0.4V$ to 5.25V <sup>(3)</sup>
V <sub>OH</sub>	Output Voltage, Logic 1	2.2		volts	$I_{OH} = -100\mu A$
Vol	Output Voltage, Logic 0		.40	volts	$I_{OL} = +3.2 \text{mA}$

## AC ELECTRICAL CHARACTERISTICS(1) (VDD = $+5V \pm 5\%$ , Vss = OV, 0°C $\leq$ Ta $\leq$ 70°C)


	PARAMETER	MK 4102 P-1 MIN MAX	MK 4102 P MIN MAX	UNITS	NOTES
t <sub>ACC</sub>	Access Time	450	1000	nsec	
t <sub>cs</sub>	Chip Select Time	200	300	nsec	
t <sub>CD</sub>	Chip Deselect Time	200	300	nsec	
Cı	Input Capacitance (Any Input)	6	6	pF	f = 1MHz V <sub>I</sub> = OV@25°C
Co	Output Capacitance	10	10	pF	f = 1MHz V <sub>I</sub> = OV@25°C

Notes: (1) AC Test Conditions: input voltage swings = +.4V to 2.4V, input rise and fall times = 20 nsec; measurement point on signals = 1.5V; and output load = 1 standard TTL load +100pF. Random

**Aemories** 

<sup>(2)</sup>  $V_{SS} = V_{DD} = OV$ 

<sup>(3)</sup> Chip disabled



Random Access Memories

