

FEATURES

- Recognized industry standard 16-pin configuration from MOSTEK
- 250ns access time, 410ns cycle
- $\pm 10\%$ tolerance on all power supplies (+12V, $\pm 5V$)
- Low power: 462mW active, 20mW standby (max)
- Output data controlled by $\overline{\text{CAS}}$ and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary
- Common I/O capability using "early write" operation
- Read-Modify-Write, $\overline{\text{RAS}}$ -only refresh, and Page-mode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- 128 refresh cycles (2 msec refresh interval)
- ECL compatible on V_{BB} power supply (-5.7V)
- MKB version screened to MIL-STD-883
- JAN version available to MIL-M-38510/240

DESCRIPTION


The MK 4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).

The technology used to fabricate the MK 4116 is MOSTEK's double-poly, N-channel silicon gate, POLY II[®] process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance


capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4116 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMs) permits the MK 4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN FUNCTIONS

| | | | |
|-------------------------|-----------------------|---------------------------|------------------|
| A_0 - A_6 | Address Inputs | $\overline{\text{WRITE}}$ | Read/Write Input |
| $\overline{\text{CAS}}$ | Column Address Strobe | V_{BB} | Power (-5V) |
| D_{IN} | Data In | V_{CC} | Power (+5V) |
| D_{OUT} | Data Out | V_{DD} | Power (+12V) |
| $\overline{\text{RAS}}$ | Row Address Strobe | V_{SS} | Ground |

ABSOLUTE MAXIMUM RATINGS*

| | |
|---|-----------------|
| Voltage on any pin relative to VBB | −0.5V to +20V |
| Voltage on VDD, VCC supplies relative to VSS | −1.0V to +15.0V |
| VBB−VSS (VDD−VSS>0V) | 0V |
| Operating temperature, T _A (Ambient) | 0°C to +70°C |
| Storage temperature (Ambient) (Ceramic) | −65°C to +150°C |
| Storage temperature (Ambient) (Plastic) | −55°C to +125°C |
| Short circuit output current | 50mA |
| Power dissipation | 1 Watt |

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)¹

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|---|------------------|------|------|------|-------|-------|
| Supply Voltage | VDD | 10.8 | 12.0 | 13.2 | Volts | 1 |
| | VCC | 4.5 | 5.0 | 5.5 | Volts | 1,2 |
| | VSS | 0 | 0 | 0 | Volts | 1 |
| | VBB | −4.5 | −5.0 | −5.7 | Volts | 1 |
| Input High (Logic 1) Voltage, RAS, CAS, WRITE | V _{IHC} | 2.4 | — | 7.0 | Volts | 1 |
| Input High (Logic 1) Voltage, all inputs except RAS, CAS, WRITE | V _{IH} | 2.2 | — | 7.0 | Volts | 1 |
| Input Low (Logic 0) Voltage, all inputs | V _{IL} | −1.0 | — | .8 | Volts | 1 |

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C)¹ (VDD = 12.0V ±10%; VCC = 5.0V ±10%; −5.7V ≤ VBB ≤ −4.5; VSS = 0V)

| PARAMETER | SYMBOL | MIN | MAX | UNITS | NOTES |
|---|-------------------|-----|-----|-------|-------|
| OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; t _{RC} = 410ns) | I _{DD1} | | 35 | mA | 3 |
| | I _{CC1} | | 200 | μA | 4 |
| | I _{BB1} | | | | |
| STANDBY CURRENT Power supply standby current (RAS = V _{IHC} , DOUT = High Impedance) | I _{DD2} | −10 | 1.5 | mA | |
| | I _{CC2} | | 10 | μA | |
| | I _{BB2} | | | μA | |
| REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = V _{IHC} ; t _{RC} = 410ns) | I _{DD3} | −10 | 27 | mA | 3 |
| | I _{CC3} | | 10 | μA | |
| | I _{BB3} | | | μA | |
| PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = V _{IL} , CAS cycling; t _{PC} = 275ns) | I _{DD4} | | 27 | mA | 3 |
| | I _{CC4} | | | μA | 4 |
| | I _{BB4} | | | | |
| INPUT LEAKAGE Input leakage current, any input (VBB = −5V, 0V ≤ V _{IN} ≤ +7.0V, all other pins not under test = 0 volts) | I _{I(L)} | −10 | 10 | μA | |
| OUTPUT LEAKAGE Output leakage current (DOUT is disabled, 0V ≤ V _{OUT} ≤ +5.5V) | I _{O(L)} | −10 | 10 | μA | |
| OUTPUT LEVELS Output high (Logic 1) voltage (I _{OUT} = −5mA) | V _{OH} | 2.4 | | Volts | 3 |
| | V _{OL} | | 0.4 | Volts | |

NOTES:

- All voltages referenced to VSS.
- Output voltage will swing from VSS to VCC when activated with no current loading. For purposes of maintaining data in standby mode, VCC may be reduced to VSS without affecting refresh

operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (5,6,7)
 (0°C ≤ T_A ≤ 70°C) V_{DD} = 12.0V ± 10%; V_{CC} = 5.0V ± 10%; V_{SS} = 0V, -5.7V ≤ V_{BB} ≤ -4.5V)

| PARAMETER | SYMBOL | MK4116-4 | | UNITS | NOTES |
|---|------------------|----------|-------|-------|-------|
| | | MIN | MAX | | |
| Random read or write cycle time | t _{RC} | 410 | | ns | |
| Read-write cycle time | t _{RWC} | 425 | | ns | |
| Read Modify Write | t _{RMW} | 500 | | ns | |
| Page mode cycle time | t _{PC} | 275 | | ns | |
| Access time from RAS | t _{RAC} | | 250 | ns | 8,10 |
| Access time from CAS | t _{CAC} | | 165 | ns | 9,10 |
| Output buffer turn-off delay | t _{OFF} | 0 | 60 | ns | 11 |
| Transition time (rise and fall) | t _T | 3 | 50 | ns | 7 |
| RAS precharge time | t _{RP} | 150 | | ns | |
| RAS pulse width | t _{RAS} | 250 | 10000 | ns | |
| RAS hold time | t _{RSH} | 165 | | ns | |
| CAS pulse width | t _{CAS} | 165 | 10000 | ns | |
| CAS hold time | t _{CSH} | 250 | | ns | |
| RAS to CAS delay time | t _{RCD} | 35 | 85 | ns | 12 |
| CAS to RAS precharge time | t _{CRP} | -20 | | ns | |
| Row Address set-up time | t _{ASR} | 0 | | ns | |
| Row Address hold time | t _{RAH} | 35 | | ns | |
| Column Address set-up time | t _{ASC} | -10 | | ns | |
| Column Address hold time | t _{CAH} | 75 | | ns | |
| Column Address hold time referenced to RAS | t _{AR} | 160 | | ns | |
| Read command set-up time | t _{RCS} | 0 | | ns | |
| Read command hold time | t _{RCH} | 0 | | ns | |
| Write command hold time | t _{WCH} | 75 | | ns | |
| Write command hold time referenced to RAS | t _{WCR} | 160 | | ns | |
| Write command pulse width | t _{WP} | 75 | | ns | |
| Write command to RAS lead time | t _{RWL} | 85 | | ns | |
| Write command to CAS lead time | t _{CWL} | 85 | | ns | |
| Data-in set-up time | t _{DS} | 0 | | ns | 13 |
| Data-in hold time | t _{DH} | 75 | | ns | 13 |
| Data-in hold time referenced to RAS | t _{DHR} | 160 | | ns | |
| CAS precharge time (for page-mode cycle only) | t _{CP} | 100 | | ns | |
| Refresh period | t _{REF} | | 2 | ms | |
| WRITE command set-up time | t _{WCS} | -20 | | ns | 14 |
| CAS to WRITE delay | t _{CWD} | 90 | | ns | 14 |
| RAS to WRITE delay | t _{RWD} | 175 | | ns | 14 |

1. I_{DD1}, I_{DD3}, and I_{DD4} depend on cycle rate. The maximum specified current values are for t_{RC}=410ns and t_{PC}=275ns. I_{DD} limit at other cycle rates are determined by the following equations:
 I_{DD1} (max) [mA] = 10 + 10.25 x cycle rate [MHz]
 I_{DD3} (max) [mA] = 10 + 7 x cycle rate [MHz]
 I_{DD4} (max) [mA] = 10 + 4.7 x cycle rate [MHz]
2. I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 typ) to data out. At all other times I_{CC} consists of leakage currents only.
3. Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
4. AC measurements assume t_T=5ns.
5. V_{IHC} (min) or V_{IHL} (min) and V_{IH} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IHL} and V_{IH}.
6. Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
7. Assumes that t_{RCD} ≥ t_{RCD} (max).
8. Measured with a load equivalent to 2 TTL loads and 100pF.

9. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
11. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
12. t_{WCS}, t_{CWD} and t_{RWD} are restrictive operating parameters in read, write and read modify write cycles only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If t_{CWD} ≥ t_{CWD} (min) and t_{RWD} ≥ t_{RWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
13. Effective capacitance calculated from the equation $C = \frac{I \Delta t}{\Delta v}$ with Δv = 3 volts and power supplies at nominal levels.
14. CAS = V_{IHC} to disable D_{OUT}.

AC ELECTRICAL CHARACTERISTICS(0°C ≤ T_A ≤ 70°C) (V_{DD} = 12.0V ± 10%; V_{SS} = 0V, -5.7V ≤ V_{BB} ≤ -4.5V)

| PARAMETER | SYMBOL | TYP | MAX | UNITS | NOTES |
|--|-----------------|-----|-----|-------|-------|
| Input Capacitance (A ₀ –A ₆), D _{IN} | C _{I1} | 4 | 5 | pF | 17 |
| Input Capacitance <u>RAS</u> , <u>CAS</u> , <u>WRITE</u> | C _{I2} | 8 | 10 | pF | 17 |
| Output Capacitance (D _{OUT}) | C _O | 5 | 7 | pF | 17,18 |

DESCRIPTION (continued)

System oriented features include ± 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his

memory system. The MK 4116 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs (RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

**SUPPLEMENTAL DATA SHEET TO BE USED IN
CONJUNCTION WITH MOSTEK MK4116(J/N/E)-2/3 DATA SHEET.**