

## 16K × 1 CMOS STATIC RAM

- 20, 25, AND 35 ns ADDRESS ACCESS TIME
- EQUAL ACCESS AND CYCLE TIMES
- 20-PIN, 300 MIL PLASTIC AND CERAMIC DIP
- ALL INPUT AND OUTPUT PINS TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC DISCHARGE
- 50  $\mu$ A CMOS STANDBY CURRENT (MK41H67)
- HIGH SPEED CHIP SELECT (MK41H66)
- JEDEC STANDARD PINOUT

### MK41H66 TRUTH TABLE

CE	WE	Mode	DQ	Power
H	X	Deselect	High Z	Active
L	L	Write	High Z	Active
L	H	Read	Data Out	Active

X = Don't Care

### MK41H67 TRUTH TABLE

$\overline{CS}$	WE	Mode	DQ	Power
H	X	Deselect	High Z	Standby
L	L	Write	High Z	Active
L	H	Read	Data Out	Active

### DESCRIPTION

The MK41H66 and MK41H67 feature fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Both require only a single +5V  $\pm$  10 percent power supply. Both devices are fully TTL compatible.

The MK41H67 has a Chip Enable power down feature which automatically reduces power dissipation when the CE pin is brought inactive (high). Standby power can be further reduced to microwatt levels by holding the Address and  $\overline{CS}$  pins at full supply rail voltages.






FIGURE 1. PIN CONNECTIONS



### PIN NAMES

$A_0$ - $A_{13}$ - Address	WE - Write Enable
CE - Chip Enable (MK41H67)	GND - Ground
$\overline{CS}$ - Chip Select (MK41H66)	$V_{CC}$ - + 5 volts
	D - Data In
	Q - Data Out

The MK41H66 Chip Select pin provides a high speed chip select access, allowing fast read cycles despite decoder delays.


OPERATIONS

READ MODE

The MK41H66/7 is in the Read Mode whenever  $\overline{WE}$  (Write Enable) is high and  $\overline{CE/CS}$  (Chip Enable/Select) is low, providing a ripple-through access

to any one of 16,384 locations in the static storage array. Valid data will be available at the Data Output pin (Q) within  $t_{AA}$  after the last address input signal is stable, providing that the  $\overline{CE/CS}$  access time is satisfied. If  $\overline{CE/CS}$  access time is not met, data access will be measured from the limiting parameter ( $t_{CA}$ ) rather than the address. The state of the Data Output pin is controlled by the  $\overline{CE/CS}$ , and  $\overline{WE}$  control signals. The Q may be in an indeterminate state at  $t_{CL}$ , but the Q will always have valid data at  $t_{AA}$ .

FIGURE 2. READ-READ-READ-WRITE TIMING



READ CYCLE TIMING  
AC ELECTRICAL CHARACTERISTICS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>CC</sub> = 5.0 V ± 10 percent)

SYM	PARAMETER	MK41H6X-20		MK41H6X-25		MK41H6X-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>RC</sub>	Read Cycle Time	20		25		35		ns	
t <sub>AA</sub>	Address Access Time		20		25		35	ns	1
t <sub>CL</sub>	Chip Enable to Low-Z (MK41H67)	5		5		5		ns	2
t <sub>CL</sub>	Chip Select to Low-Z (MK41H66)	5		5		5		ns	2
t <sub>CA</sub>	Chip Enable Access Time (MK41H67)		20		25		35	ns	1
t <sub>CA</sub>	Chip Select Access Time (MK41H66)		10		12		15	ns	1
t <sub>RCS</sub>	Read Command Setup Time	0		0		0		ns	
t <sub>RCH</sub>	Read Command Hold Time	0		0		0		ns	
t <sub>OH</sub>	Valid Data Out Hold Time	5		5		5		ns	1
t <sub>CZ</sub>	Chip Enable to High-Z (MK41H67)		8		10		13	ns	2
t <sub>CZ</sub>	Chip Select to High-Z (MK41H66)		7		8		10	ns	2
t <sub>WEZ</sub>	Write Enable to High-Z		8		10		13	ns	2


## WRITE MODE

The MK41H66/7 is in the Write Mode whenever the  $\overline{WE}$  and  $\overline{CE/CS}$  inputs are in the low state.  $\overline{CE/CS}$  or  $\overline{WE}$  must be high during address transitions. Addresses must be held valid throughout a write cycle. The Write begins with the concurrence of a low on  $\overline{WE}$  and  $\overline{CE/CS}$ . Therefore,  $t_{AS}$  is referenced to

the latter occurring edge of  $\overline{CE/CS}$ , or  $\overline{WE}$ .

If the output is enabled ( $\overline{CE/CS}$  is low), then  $\overline{WE}$  will return the output to high impedance within  $t_{WEZ}$  of its falling edge. Data-In must remain valid  $t_{DH}$  after the rising edge of  $\overline{CE/CS}$  or  $\overline{WE}$ .

**FIGURE 3. WRITE-WRITE-WRITE-READ TIMING**




## WRITE CYCLE TIMING

### AC ELECTRICAL CHARACTERISTICS

( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0 \text{ V} \pm 10 \text{ percent}$ )

SYM	PARAMETER	MK41H6X-20		MK41H6X-25		MK41H6X-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
$t_{WC}$	Write Cycle Time	20		25		35		ns	
$t_{AS}$	Address Setup Time	0		0		0		ns	
$t_{AW}$	Address Valid to End of Write	16		20		30		ns	
$t_{AH}$	Address Hold after End of Write	0		0		0		ns	
$t_{CW}$	Chip Enable/Select to End of Write	18		22		32		ns	
$t_{WEW}$	Write Enable to End of Write	16		20		30		ns	
$t_{DS}$	Data Setup Time	12		14		15		ns	
$t_{DH}$	Data Hold Time	0		0		0		ns	
$t_{WEL}$	Write Enable to Low-Z	5		5		5		ns	2

FIGURE 4. DATA RETENTION TIMING




LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS  
( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ )

SYM	PARAMETERS	MIN	MAX	UNIT	NOTES
$V_{DR}$	$V_{CC}$ for Data Retention	2.0	$V_{CC}(\text{min})$	V	7
$I_{CCDR}$	Data Retention Power Supply Current	—	50	$\mu\text{A}$	7
$t_{CDR}$	Chip Deselection to Data Retention Time	0	—	ns	
$t_R$	Operation Recovery Time	$t_{RC}$	—	ns	

STANDBY MODE (MK41H67 Only)

The MK41H67 is in Standby Mode whenever  $\overline{CE}$  is held at or above  $V_{IH}$ .

FIGURE 5. STANDBY MODE TIMING



STANDBY MODE  
AC ELECTRICAL CHARACTERISTICS  
( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) ( $V_{CC} = 5.0\text{ V} \pm 10\text{ percent}$ )

SYM	PARAMETER	MK41H67-20		MK41H67-25		MK41H67-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
$t_{PD}$	Chip Enable High to Power Down		20		25		35	ns	
$t_{PU}$	Chip Enable Low to Power Up	0		0		0		ns	

## APPLICATION

The MK41H66/7 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the 41H66/7 can also interface to 5 volt CMOS on all inputs and outputs. Refer to the normalized performance curves that follow.

Since very high frequency current transients will be associated with the operation of the MK41H66/7, power line inductance must be minimized on the circuit board power distribution network. Power and

ground trace gridding or separate power planes can be employed to reduce line inductance. Additionally, a high frequency decoupling capacitor should be placed next to each RAM. The capacitor should be 0.1  $\mu\text{F}$  or larger.

Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to GND	−1.0 V to +7.0 V
Ambient Operating Temperature ( $T_A$ )	0°C to +70°C
Ambient Storage Temperature (Plastic)	−55°C to +125°C
Ambient Storage Temperature (Ceramic)	−65°C to +150°C
Total Device Power Dissipation	1 Watt
Output Current per Pin	50 mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤  $T_A$  ≤ 70°C)

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V	3
GND	Supply Voltage	0	0	0	V	
$V_{IH}$	Logic 1 Voltage, All Inputs	2.2		$V_{CC} + 1.0$	V	3
$V_{IL}$	Logic 0 Voltage, All Inputs	−0.1		0.8	V	3, 4

## DC ELECTRICAL CHARACTERISTICS

(0°C ≤  $T_A$  ≤ 70°C) ( $V_{CC}$  = 5.0 V ± 10 percent)

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
$I_{CC1}$	Average Power Supply Current		120	mA	5
$I_{CC2}$	TTL Standby Current (MK41H67 only)		10	mA	6
$I_{CC3}$	CMOS Standby Current (MK41H67 only)		50	$\mu\text{A}$	7
$I_{IL}$	Input Leakage Current (Any Input Pin)	−1	+1	$\mu\text{A}$	8
$I_{OL}$	Output Leakage Current (Any Output Pin)	−10	+10	$\mu\text{A}$	9
$V_{OH}$	Output Logic 1 Voltage ( $I_{OUT}$ = −4 mA)	2.4		V	3
$V_{OL}$	Output Logic 0 Voltage ( $I_{OUT}$ = +8 mA)		0.4	V	3

CAPACITANCE  
(T<sub>A</sub> = 25°C, f = 1.0 MHz)

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
C <sub>1</sub>	Capacitance on input pins	4	5	pF	10
C <sub>2</sub>	Capacitance on Q pins	8	10	pF	5, 10


NOTES

1. Measured with load shown in Figure 6(A).  
2. Measured with load shown in Figure 6(B).  
3. All voltages referenced to GND.  
4. V<sub>IL</sub> may undershoot to -2.0 volts for 200ns or less during input transitions.  
5. I<sub>CC1</sub> is measured as the average AC current with V<sub>CC</sub> = V<sub>CC</sub> (max) and with the outputs open circuit. t<sub>cycle</sub> = min. duty cycle 100%.  
6. CE = V<sub>IH</sub>. All Other Inputs = Don't Care.
7. V<sub>CC</sub> (max) ≥ CE ≥ V<sub>CC</sub> - 0.3 V  
GND + 0.3 V ≥ A<sub>0</sub>-A<sub>13</sub> ≥ V<sub>IL</sub> (min) or V<sub>IH</sub> (max)  
≥ A<sub>0</sub>-A<sub>13</sub> ≥ V<sub>CC</sub> - 0.3 V. All Other Inputs = Don't Care.  
8. Input leakage current specifications are valid for all V<sub>IN</sub> such that 0 V < V<sub>IN</sub> < V<sub>CC</sub>. Measured at V<sub>CC</sub> = V<sub>CC</sub> (max).  
9. Output leakage current specifications are valid for all V<sub>OUT</sub> such that 0 V < V<sub>OUT</sub> < V<sub>CC</sub>. CE/CS = V<sub>IH</sub> and V<sub>CC</sub> in valid operating range.  
10. Capacitances are sampled and not 100% tested.







AC TEST CONDITIONS

Input Levels	GND to 3.0 V
Transition Times	5 ns
Input and Output Signal Timing Reference Level	1.5 V
Ambient Temperature	0°C to 70°C
V <sub>CC</sub>	5.0 V ± 10 percent

FIGURE 6. OUTPUT LOAD CIRCUITS




## NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS


NORMALIZED CHIP ENABLE ACCESS TIME VS.  
AMBIENT TEMPERATURE  $V_{CC}=5.0V$ LOGIC THRESHOLD VOLTAGE VS.  
SUPPLY VOLTAGE  $T_A=25^{\circ}C$ LOGIC THRESHOLD VOLTAGE VS.  
AMBIENT TEMPERATURE  $V_{CC}=5.0V$ NORMALIZED ACCESS TIME VS.  
OUTPUT LOADING  $V_{CC}=5.0V$   $T_A=25^{\circ}C$ NORMALIZED SUPPLY CURRENT VS.  
SUPPLY VOLTAGE  $T_A=0^{\circ}C$ NORMALIZED SUPPLY CURRENT VS.  
AMBIENT TEMPERATURE  $V_{CC}=5.0V$ 

## NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS


NORMALIZED SUPPLY CURRENT VS  
CYCLE TIME  $V_{CC}=5.0V$   $T_A=25^\circ C$




NORMALIZED ACCESS TIME VS  
SUPPLY VOLTAGE  $T_A=25^\circ C$




NORMALIZED SOURCE AND SINK CURRENTS VS  
OUTPUT VOLTAGE  $V_{CC}=5.0V$   $T_A=25^\circ C$



NORMALIZED SOURCE AND SINK CURRENTS VS  
SUPPLY VOLTAGE  $T_A=25^\circ C$




NORMALIZED SOURCE AND SINK CURRENTS VS  
AMBIENT TEMPERATURE  $V_{CC}=5.0V$




ORDERING INFORMATION

PART NUMBER	ACCESS TIME	PACKAGE TYPE	TEMPERATURE RANGE
MK41H67N-20	20 ns	20 pin Plastic DIP	0°C to 70°C
MK41H67N-25	25 ns	20 pin Plastic DIP	0°C to 70°C
MK41H67N-35	35 ns	20 pin Plastic DIP	0°C to 70°C
MK41H66N-20	20 ns	20 pin Plastic DIP	0°C to 70°C
MK41H66N-25	25 ns	20 pin Plastic DIP	0°C to 70°C
MK41H66N-35	35 ns	20 pin Plastic DIP	0°C to 70°C
MK41H67P-20	20 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H67P-25	25 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H67P-35	35 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H66P-20	20 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H66P-25	25 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H66P-35	35 ns	20 pin Ceramic DIP	0°C to 70°C



## 20 PIN "N" PACKAGE, PLASTIC DIP




## NOTES

1. OVERALL LENGTH INCLUDES .010 IN. FLASH ON EITHER END OF THE PACKAGE.
2. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS.
3. THE MAXIMUM LIMIT SHALL BE INCREASED BY .003 IN. WHEN SOLDER LEAD FINISH IS SPECIFIED.

Dim.	mm		inches		Notes
	Min	Max	Min	Max	
A	—	5.334	—	.210	2
A1	0.381	—	.015	—	2
A2	3.048	3.556	.120	.140	
B	0.381	0.533	.015	.021	3
B1	1.27	1.778	.050	.070	
C	0.203	0.304	.008	.012	3
D	25.908	26.67	1.020	1.050	1
D1	1.524	1.905	.060	.075	
E	7.62	8.255	.300	.325	
E1	6.096	6.858	.240	.270	
e1	2.286	2.794	.090	.110	
eA	7.62	10.16	.300	.400	
L	3.048	—	.120	—	

## 20 PIN "P" PACKAGE, SIDE BRAZED CERAMIC DIP



## NOTES

1. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS.
2. THE MAXIMUM LIMIT SHALL BE INCREASED BY .003 IN. WHEN SOLDER LEAD FINISH IS SPECIFIED.

Dim.	mm		inches		Notes
	Min	Max	Min	Max	
A	—	4.445	—	.175	1
A1	0.508	—	.020	—	1
A2	2.032	2.794	.080	.110	
B	0.381	0.533	.015	.021	2
B1	0.965	1.447	.038	.057	
C	0.203	0.304	.008	.012	2
D	24.511	25.273	.965	.995	
D1	0.635	1.397	.025	.055	
E	7.493	8.255	.295	.325	
E1	7.112	7.874	.280	.310	
e1	2.286	2.794	.090	.110	
eA	7.366	9.271	.290	.365	
L	3.048	—	.120	—	
Q1	0.127	—	.005	—	