PRELIMINARY



FEATURES

- Utilizes two standard MK4564 devices in an 18-pin package configuration
- □ Single +5V (± 10%) supply operation
- On chip substrate bias generator for optimum performance
- □ Active power 320mW (Single MK4564 active) Standby power 44mW
- 150ns access time, 260ns cycle time (MK4564-15) 200ns access time, 345ns cycle time (MK4564-20) 250ns access time, 425ns cycle time (MK4564-25)
- Common I/O capability using "early write"
- □ Separate RAS, CAS Clocks

DESCRIPTION

The MK4528 sets a new milestone in the state of the art of package technology to give you dual density now before the next generation of MOS RAMs are available. This device is made up of two 64K (MK4564) 5 volt only RAMs and it is organized as 131,072 words by 1 bit. The upper 16 pins are identical to the industry standard 64K

PIN CONNECTIONS



PIN FUNCTION

Address Inputs	RAS	Row Address Strobe
Column Address Strobe	WRITE	Read/Write Input
Data In	V _{cc}	Power (+ 5 V)
Data Out	N/C	No Connections
GND		
	Data In Data Out	Data Out N/C

- □ Read, Write, Read-Write, Read-Modify-Write and Page-Mode capability
- All inputs TTL compatible, low capacitance, and are protected against static charge
- □ Scaled POLY 5 technology
- □ Pin compatible with the MK4332 (32K RAM)
- 128 refresh cycles (2 msec) for each MK4564 device in the dual density configuration (address A₇ is not used for refresh).
- Extended D_{OUT} hold using CAS control (Hidden Refresh).

Dual-In Line Package, allowing either device to be installed in the 18 pin position.

The MK4528's high performance features and wide operating margins, both internally and to the system user, are achieved by state-of-the-art circuit design techniques as well as utilization of Mostek's "Scaled POLY 5" process technology.

DEVICE PROFILE



ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	1.0 V to +7.0 V
Operating Temperature, T _A (Ambient)	0°C to +70C
Storage Temperature (Ceramic)	
Power Dissipation	1 Watt
Short Circuit Output Current	
Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the de operation of the device at these or any other conditions above those indicated in the operational sections of this sp maximum rating conditions for extended periods may affect reliability.	

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$

SYM	PARAMETER	MIN	ТҮР	MAX	UNITS	NOTES
V _{cc}	Supply Voltage	4.5	5.0	5.5	V	1
V _{IH}	Input High (Logic 1) Voltage, All Inputs	2.4		V _{cc} +1	v	1
V _{IL}	Input Low (Logic O) Voltage, All Inputs	-2.0	_	.8	v	1,18

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_A \le 70^{\circ}C) (V_{CC} = 5.0 V \pm 10\%)$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
I _{CC1}	OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; t _{RC} = t _{RC} min.)		58	mA	2
I _{CC2}	STANDBY CURRENT Power suply standby current (RAS = V _{IH} , D _{OUT} = High Ipedance)		8	mA	
Іссз	$\label{eq:response} \begin{array}{l} \hline \textbf{RAS} \ \textbf{ONLY} \ \textbf{REFRESH} \ \textbf{CURRENT} \\ \hline \textbf{Average power supply current, refresh mode} \\ \hline \textbf{(RAS cycling, CAS} = V_{IH}; \ t_{RC} = t_{RC} \ \text{min.}) \end{array}$		49	mA	2
I _{CC4}	$\begin{array}{l} \mbox{PAGE MODE CURRENT} \\ \mbox{Average power supply current, page mode} \\ \mbox{operation} \\ (\mbox{RAS} = V_{IL}, t_{RAS} = t_{RAS} max., \end{tabular} \begin{tabular}{l} \end{tabular} \\ \mbox{t}_{PC} = t_{PC} min.) \end{array}$		39	mA	2
i _{i(L)}	INPUT LEAKAGE Input leakage current, any input ($OV \le V_{IN} \le V_{CC}$), all other pins not under test = 0 volts	-20	20	μΑ	
I _{O(L)}	OUTPUT LEAKAGE Output leakage current (D _{OUT} is disabled, OV \leq V _{OUT} \leq V _{CC})	-20	20	μΑ	
V _{OH} V _{OL}	OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5 mA) Output Low (Logic 0) voltage (I _{OUT} = 4.2 mA)	2.4	0.4	v v	

NOTES:

- 1. All voltages referenced to VSS.
- 2. Icc is dependent on output loading and cycle rates. Specified values are obtained with the output open. Only one MK4564 is active.
- 3. An initial pause of 500 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. Note that RAS may be cycled during the initial pause.
- 4. AC characteristics assume t_T = 5 ns.
- 5. VIH min. and VIL max. are reference levels for measuring timing of input signals. Transition times are measured between VIH and VII .
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is assured.
- 7. Load = 2 TTL loads and 50 pF.
- 8. Assumes that tRCD \leq tRCD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.

9. Assumes that tRCD 2 tRCD (max).

- 10. tOFF max defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 11. Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the

specified tRCD (max) limit, then access time is controlled exclusively by tCAC: 12. Either tRRH or tRCH must be satisfied for a read cycle.

- 13. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 14. tWCS, tCWD, and tRWD are restrictive operating parameters in READ/WRITE and READ/MODIFY/WRITE cycles only. If twcs ≥ twcs (min) the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge$ tRWD (min) the cycle is a READ/WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the condition of the data out (at access time and until CAS goes back to VIH) is indeterminate
- 15. In addition to meeting the transition rate specification, all input signals must transmit between VIH and VIL (or between VIL and VIH) in a monotonic manner
- 16. Effective capacitance calculated from the equation $C = I \Delta t$ with $\Delta V = 3$ volts and power supply at nominal level. ۸V
- 17. CAS = VIH to disable DOUT.
- 18. Includes the DC level and all instantaneous signal excursions.
- 19. WRITE = don't care. Data out depends on the state of CAS. If CAS = VIH, data output is high impedance. If CAS = VII, the data output will contain data from the last valid read cycle.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (3,4,5,15) (0°C $\leq T_{A} \leq$ 70°C), V_{CC} = 5.0V ± 10%

SYMBOL			MK4528-15		MK4528-20		MK4528-25			
STD	ALT	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t _{RELREL}	t _{RC}	Random read or write cycle time	260		345	1	425		ns	6,7
t _{RELREL} (RMW)	t _{RMW}	Read modify write cycle time	310		405		490		ns	6,7
t _{relrel} (PC)	t _{PC}	Page mode cycle time	155		200		240		ns	6,7
t _{relov}	^t RAC	Access time from RAS		150		200		250	ns	7,8
t _{CELOV}	^t CAC	Access time from CAS		85		115		145	ns	7,9
t _{CEHOZ}	t _{OFF}	Output buffer turn-off delay	0	40	0	50	0	60	ns	10
t _T	t _T	Transition time (rise and fall)	3	50	3	50	3	50	ns	5,15
t _{REHREL}	t _{RP}	RAS precharge time	100		135		165		ns	
t _{RELREH}	t _{RAS}	RAS pulse width	150	10,000	200	10,000	250	10,000	ns	
t _{CELREH}	t _{RSH}	RAS hold time	85		115		145		ns	
t _{RELCEH}	t _{CSH}	CAS hold time	150		200		250		ns	
t _{CELCEH}	t _{CAS}	CAS pulse width	85	10,000	115	10,000	145	10,000	ns	
t _{RELCEL}	t _{RCD}	RAS to CAS delay time	30	65	35	85	45	105	ns	11
t _{REHWX}	t _{RRH}	Read command hold time referenced to RAS	20		25		30		ns	12
t _{AVREL}	t _{ASR}	Row address set-up time	0		0		0		ns	
t _{RELAX}	t _{RAH}	Row address hold time	20		25		30		ns	
	tASC	Column address set-up time	0		0		0		ns	
t _{CELAX}	t _{CAH}	Column address hold time	30		40		50		ns	
^t rela(C)X	t _{AR}	Column address hold time referenced to RAS	100		130		160		ns	

IV-43

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

(3,4,5,15) (0°C \leq T_A \leq 70°C), V_{CC} = 5.0V \pm 10%

SYM	BOL		MK4	528-15	MK4	528-20	MK4	528-25		
STD	ALT	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
	t _{RCS}	Read command set-up time	0		0		0		ns	
^t CEHWX	t _{RCH}	Read command hold time referenced to CAS	0		0		0		ns	12
t _{CELWX}	t _{WCH}	Write command hold time	45		55		70		ns	
t _{RELWX}	^t wcr	Write command hold time referenced to RAS	115		150		185		ns	
t _{WLWH}	t _{WP}	Write command pulse width	35		45		55		ns	
t _{WLREH}	t _{RVVL}	Write command to RAS lead time	45		55		65		ns	
t _{WLCEH}	t _{CWL}	Write command to CAS lead time	45		55		65		ns	
t _{DVCEL}	t _{DS}	Data-in set-up time	0		0		0		ns	13
t _{CELDX}	t _{DH}	Data-in hold time	45		55		70		ns	13
t _{RELDX}	t _{DHR}	Data-in hold time referenced to RAS	115		150		190		ns	
t _{CEHCEL} (PC)	t _{CP}	CAS precharge time (for page-mode cycle only)	60		75		85		ns	
t _{RVRV}	t _{REF}	Refresh Period		2		2		2	ms	
	t _{wcs}	WRITE command set-up time	-10		-10		-10	- (X)	ns	14
t _{CELWL}	t _{CWD}	CAS to WRITE delay	55		80		100		ns	14
t _{RELWL}	t _{RVVD}	RAS to WRITE delay	120		165		205		ns	14
t _{CEHCEL}	t _{CPN}	CAS precharge time	30		35		45		ns	

AC ELECTRICAL CHARACTERISTICS

(0°C \leq T_A \leq 70°C) (V_{CC} = 5.0V \pm 10%)

SYM	PARAMETER	MAX	UNITS	NOTES
C _{I1}	Input Capacitance (A ₀ - A ₇), D _{IN}	10	pF	16
C _{I2}	Input Capacitance RAS, CAS	10	pF	16
C ₁₃	Input Capacitance WRITE	20	pF	16
c _o	Output Capacitance (D _{OUT})	14	pF	16,17

READ CYCLE



```
WRITE CYCLE (EARLY WRITE)
```





"RAS-ONLY" REFRESH CYCLE



PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



OPERATION

The MK4528 consists of two 64K (MK4564) dynamic RAMs connected by a substrate in a 131.072 x 1 configuration. The eight address bits required to decode 1 of the 65,536 cell locations within each MK4564 are multiplexed onto the eight address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, Row Address Strobe (RAS), latches the eight row addresses into the cip. The high-to-low transition of the second clock, Column Address Strobe (CAS), subsequently latches the eight column addresses into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical timing path for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

The "gated CAS" feature permits CAS to be activated at any time after t_{RAH} and it will have no effect on the worst case data access time (t_{RAC}) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called t_{RCD} (min) and t_{RCD} (max). No data storage or reading errors will result if CAS is applied to the MK4564 at a point in time beyond the t_{RCD} (max) limit. However, access time will then be determined exclusively by the access time from CAS (t_{CAC}) rather than from RAS (t_{RAC}), and RAS access time will be lengthened by the amount that t_{RCD} exceeds the t_{RCD} (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected <u>cell</u> is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The latter of WRITE or CAS to make its negative transition is the strobe for the Data $\ln(D_{IN})$ register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS being brought low (active), the D_{IN} is strobed by CAS, and the Input Data set-up and hold times are referenced to CAS. If the input data is not available at CAS time (late write) or if it is desired that the cycle be a read-write or readmodify-write cycle the WRITE signal should be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS.

Data is retrieved from the memory in a read cycle by maintaining $\overline{\text{WRITE}}$ in the inactive or high state throughout the portion of the memory cycle in which both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are low (active). Data read from the selected cell is

available at the output port within the specified access time. The output data is the same polarity (not inverted) as the input data.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the MK4564 is the high impedance (open-circuit) state; anytime CAS is high (inactive) the D_{OUT} pin will be floating. Once the output data port has gone active, it will remain valid until CAS is taken to the precharge (inactive high) state.

PAGE MODE OPERATION

The Page Mode feature of the MK4564 allows for successive memory operations at multiple column locations within the same row address. This is done by strobing the row address into the chip and maintaining the RAS signal low (active) throughout all successive memory cycles in which the row address is common. The first access within a page mode operation will be available at t_{RAC} or t_{CAC} time, whichever is the limiting parameter. However, all successive accesses within the page mode operation will be available at t_{CAC} time (referenced to CAS). With the MK4564 this results in approximately a 57% improvement in access times. Effective memory cycle times are also reduced when using page mode.

The page mode boundary of a single MK4564 is limited to the 256 column locations determined by all combinations of the eight column address bits. Operations within the page boundary need not be sequentially addressed and any combination of read, write, and read-modify-write cycles is permitted within the page mode operation.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 ms interval. Although any normal memory cycle will perform the required refreshing, this function is most easily accomplished with "RAS-only" cycles.

The RAS-only refresh cycle requires that a 7 bit refresh address (AO-A6) be valid at the device address inputs when RAS goes low (active). The state of the output data port during a RAS-only refresh is controlled by CAS. If CAS is high (inactive) during the entire time that RAS is asserted, the output will remain in the high impedance state. If CAS is low (active) the entire time the RAS is asserted, the output port will remain in the same state that it was prior to the issuance of the RAS signal. If CAS makes a low-to-high transition during the RAS-only refresh cycle, the output data buffer will assume the high impedance state. However, the CAS may not make a high to low transition during the RAS-only refresh cycle since the device interprets this as a normal RAS/CAS (read or write) type cycle.

HIDDEN REFRESH

A RAS-only refresh cycle may take place while maintaining valid output data by extending the CAS active time from a previous memory read cycle. This feature is referred to as a hidden refresh. (See figure below.)

 HIDDEN REFRESH CYCLE (SEE NOTE 19)

 MEMOAY CYCLE

 ABDARESSES

 ZAS

 ADDARESSES

 ZUNOW COLUMN

 WRITE

 ZUNUM

 VALID DATA