# MK48H74(N,P,E)-35/45/55

ADVANCED DATA

# 64K (8K × 8-BIT) CMOS TAGRAM™

■ 8K × 8 CMOS SRAM WITH ONBOARD 8-BIT COMPARATOR

SGS-THOMSON MICROELECTRONICS

- ADDRESS TO COMPARE ACCESS 35/45/55ns
- FAST CHIP SELECT TO COMPARE ACCESS 20/25/30ns
- MATCH OUTPUT (OPEN DRAIN) WITH FAST TAG DATA TO COMPARE ACCESS OF 25/30/35ns (MAX.)
- STATIC OPERATION NO CLOCKS OR TIMING STROBES REQUIRED
- ALL INPUTS AND OUTPUTS ARE FULLY TTL COMPATIBLE
- FULL CMOS FOR LOW POWER OPERATION
- FLASH CLEAR FUNCTION
- THREE-STATE OUTPUT
- STANDARD 28-PIN PACKAGE IN 600 MIL DIP AND 32-PIN LCC
- HIGH SPEED ASYNCHRONOUS RAM CLEAR (CYCLE TIME = 2 × t<sub>AVAV</sub>)

# PIN NAMES

A <sub>0</sub> - A <sub>12</sub> DQ <sub>0</sub> - DQ <sub>7</sub> S	- Address Inputs	
$DQ_0 - DQ_7$	- Data Input/Output	
S	- Chip Select	
W	- Write Enable	
G	- Output Enable	
Vcc	- +5V	
Ves	- Ground	
V <sub>CC</sub> V <sub>SS</sub> RS	Reset Flash Clear	
MATCH	Match Output	

### MK48H74 TRUTH TABLE



RS	1	•		2	8	Vcc
A12	2			2	7	W
A7	3			2	6	MATCH
<b>A</b> 6	- 4			2	5	AB
<b>A5</b>	5			2	4	A9
<b>A4</b>	6			2	3	A11
<b>A3</b>	7			2	2	G
<b>A2</b>	8			2	1	A10
<b>A</b> 1	9			2	0	ŝ
<b>A</b> 0	10			1	9	DQ,
DQ,	11			1	8	DQ <sub>6</sub>
DQ,	12			1	7	DQs
DQ2	13			1	6	DQ4
٧ <sub>ss</sub>	14		- 1	1	5	DQ3

W	S	G	RS	MODE	DQ	матсн
Х	X	X	L	Reset Clear	-	High
Х	н	X	Н	Deselect	High-Z	High
Н	L	н	Н	Miss-NOmatch	D <sub>IN</sub>	Low
Н	L	н	Н	Match	D <sub>IN</sub>	High
Н	L	L	н	Read	Q <sub>OUT</sub>	High
L	L	X	н	Write	D <sub>IN</sub>	High

#### June 1988

1/11

This is advance information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

### DESCRIPTION

The MK48H74 is a 65,636-bit fast static cache TA-GRAM organized as 8K  $\times$  8 bits. It is fabricated using SGSTHOMSON's low power, high performance, CMOS technology. The MK48H74 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. The device requires a single +5V ±10 percent supply, and is fully TTL compatible.

The MK48H74 has a fast Chip Select control for high speed operation to Match Compare valid, and device select/deselect operations. Additionally, the MK48H74 provides a Reset Clear, and Match compare pin. The Reset Clear input provides an asynchronous RAM clear control which clears all internal RAM bits to zero in only two cycles. The MATCH output features an open-drain for wired OR operation. During a match compare cycle, an on-board 8-bit comparator compares the Data Inputs (8-bit TAG) at the specified address index (A0-A12) to the internal RAM data. If a match exists, the MATCH output issues a HIGH match valid signal. If a miss condition exists, where at least one bit of TAG data does not match the internal RAM, then the MATCH output issues a LOW miss signal.

# OPERATIONS

### READ MODE

The MK48H74 is in the read mode whenever Write Enable ( $\overline{W}$ ) is HIGH with Output Enable ( $\overline{G}$ ) LOW, and Chip Select ( $\overline{S}$ ) is active. This provides access to data from eight of 65,536 locations in the static memory array. The unique address specified by the 13 Address Inputs defines which one of the 8192 8-bit bytes is to be accessed.

Valid data will be available at the eight Output pins within  $t_{AVQV}$  after the last stable address, providing  $\overline{G}$  is LOW, and  $\overline{S}$  is LOW. If Chip Select or Output Enable access times are not met, data access will be measured from the limiting parameter ( $t_{SLQV}$  or  $t_{GLQV}$ ) rather than the address. The state of the DQ pins is controlled by the  $\overline{S}$ ,  $\overline{G}$ , and  $\overline{W}$  control signals. Data out may be indeterminate at  $t_{SLQX}$  and  $t_{GLQX}$ , but data lines will always be valid at  $t_{AVQV}$ .

# **READ CYCLE TIMING AC ELECTRICAL CHARACTERISTICS** $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$ (V<sub>CC</sub> = 5.0 ±10%)

SYM	BOLS	PARAMETER	48H	74-35	48H	74-45	48H	74-55		
ALT.	STD.		MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t <sub>RC</sub>	t <sub>AVAV</sub>	Read Cycle Time	35		45		55		ns	
t <sub>AA</sub>	tAVOV	Address Access Time		35		45		55	ns	1
t <sub>CSA</sub>	tSLOV	Chip Select Access Time		20		25		30	ns	
t <sub>OEA</sub>	t <sub>GLQV</sub>	Output Enable Access Time		20		25		30	ns	1
t <sub>CSL</sub>	tSLOX	Chip Select to Output Low-Z	5		5		5		ns	
t <sub>OEL</sub>	t <sub>GLQX</sub>	Output Enable to Low-Z	0		0		0		ns	
t <sub>csz</sub>	tSHOZ	Chip Select to High-Z		15		20		25	ns	
tOEZ	tGHQZ	Output Enable to High-Z		15		20		25	ns	2
t <sub>он</sub>	tAXQX	Output Hold From Address Change	3		3		3		ns	1





SGS-THOMSO

# WRITE MODE

The MK48H74 is in the Write mode whenever the  $\overline{W}$  and  $\overline{S}$  pins are LOW. Chip Select or  $\overline{W}$  must be inactive during Address transitions. The Write begins with the concurrence of Chip Select being active with  $\overline{W}$  LOW. Therefore address setup times are referenced to Write Enable and Chip Select as  $t_{AVWL}$  and  $t_{AVSL}$ , and is determined to the latter occurring edge. The Write cycle can be terminated by the earlier rising edge of  $\overline{S}$  or  $\overline{W}$ .

If the Output is enabled ( $\overline{S} = LOW$ ,  $\overline{G} = LOW$ ), then  $\overline{W}$  will return the outputs to high impedance within  $t_{WLOZ}$  of its falling edge. Care must be taken to avoid bus contention in this type of operation. Datain must be valid for  $t_{DVWH}$  to the rising edge of Write Enable, or to the rising edge of  $\overline{S}$ , whichever occurs first, and remain valid  $t_{WHDX}$  after the rising edge of  $\overline{S}$  or  $\overline{W}$ .

# WRITE CYCLE TIMING AC ELECTRICAL CHARACTERISTICS $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$ (V<sub>CC</sub> = 5.0 ±10%)

SYM	BOLS		48H	74-35	48H	74-45	48H	74-55		
ALT.	STD.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
twc	tAVAV	Write Cycle Time	35		45		55		ns	
t <sub>AS</sub>	t <sub>AVWL</sub>	Address Set-up Time to Write Enable Low	0		0		0		ns	
t <sub>AS</sub>	t <sub>AVSL</sub>	Address Set-up Time to Chip Select	0		0		0		ns	
t <sub>AW</sub>	t <sub>avwh</sub>	Address Valid to End of Write	25		35		45		ns	
twew	twLWH	Write Pulse Width	25		35	-	45		ns	
t <sub>AH</sub>	t <sub>WHAX</sub>	Address Hold Time after End of Write	0		0		0		ns	
tcsw	t <sub>SLSH</sub>	Chip Select to End of Write	25		35	-	45		ns	
t <sub>WR</sub>	t <sub>SHAX</sub>	Write Recovery Time to Chip Deselect	0		0		0		ns	
t <sub>DW</sub>	tovwh	Data Valid to End of Write	25		30		30		ns	
t <sub>DH</sub>	t <sub>WHDX</sub>	Data Hold Time	0		0		0		ns	
t <sub>WEL</sub>	twhax	Write High to Output Low-Z (Active)	0		0		0		ns	2
t <sub>WEZ</sub>	twloz	Write Enable to Output High-Z		15		20		25	ns	2



# FIGURE 4. WRITING TIMING NO. 1 (W CONTROL)

FIGURE 5. WRITING TIMING NO. 2 (S CONTROL)



### COMPARE MODE

The MK48H74 is in the Compare mode whenever W and  $\overline{G}$  are HIGH provided Chip Select ( $\overline{S}$ ) is active LOW. The 13 index address inputs (A<sub>0</sub>-A<sub>12</sub>) define a unique location in the static RAM array. The data presented on the Data Inputs (DQ<sub>0</sub>-DQ<sub>7</sub>) as Tag Data is compared to the internal RAM data as specified by the index. If all bits are equal (match) then a hit condition occurs (MATCH = HIGH). When at least one bit is not equal, then MATCH will go LOW signifying a miss condition.

The MATCH output will be valid  $t_{AVMV}$  from stable address, or  $t_{TVMV}$  from valid Tag Data when  $\tilde{S}$  is LOW. Should the address be stable with valid Tag Data, and the device is deselected ( $\tilde{S} = HIGH$ ), then MATCH will be valid  $t_{SLMV}$  from the falling edge of Chip Select ( $\tilde{S}$ ). When executing a write-to-compare cycle ( $\tilde{W} = LOW$ , and  $\tilde{G} = LOW$  or HIGH), MATCH will be valid  $t_{MHMV}$  or  $t_{GHMV}$  from the latter rising edge of  $\tilde{W}$  or  $\tilde{W}$  or  $\tilde{W}$  or  $\tilde{W}$  or  $\tilde{W}$ .

SYM	BOLS		48H	74-35	48H	74-45	48H	74-55	-	
ALT	STD	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t <sub>AMA</sub>	t <sub>AVMV</sub>	Address to MATCH Valid	-	35	_	45	-	55	ns	2,3
t <sub>CSM</sub>	t <sub>SLMV</sub>	Chip Select to MATCH Valid	-	20	-	25	-	30	ns	2,3
t <sub>CSMH</sub>	t <sub>sнмн</sub>	Chip Deselect to MATCH High	_	20	_	25	-	30	ns	2,3
t <sub>DMA</sub>	t <sub>TVMV</sub>	Tag Data to MATCH Valid	_	25	_	30	_	35	ns	2,3
tOEM	t <sub>GHMV</sub>	G High to MATCH Valid		25	-	35	-	45	ns	3
t <sub>OEMH</sub>	t <sub>GLMH</sub>	G Low to MATCH High	_	25	_	35	-	45	ns	3
twem	twhmv	W High to MATCH Valid	-	25	_	35	_	45	ns	3
twemm	twLMH	W Low to MATCH High	_	25	_	35	_	45	ns	3
t <sub>MHA</sub>	t <sub>AHMV</sub>	MATCH Hold From Address	5	-	5	_	5	-	ns	3
t <sub>MHD</sub>	t <sub>DHMV</sub>	MATCH Hold From Tag Data	5	-	5	-	5	-	ns	3

MATCH COMPARE CYCLE TIMING AC ELECTRICAL CHARACTERISTICS  $(0^{\circ}C \le T_A \le 70^{\circ}C)$  (V<sub>CC</sub> = 5.0 ±10%)

# **RESET MODE**

The MK48H74 allows an asynchronous reset clear whenever RS is LOW regardless of the logic state on the other input pins. Reset clears all internal RAM bits (65536 bits) to a logic zero as long as  $t_{\text{RSL-RSH}}$  is satisfied. The state of the outputs is determined by the control logic input pins S, W, and G during reset (see truth table). The MATCH output will go HIGH  $t_{\text{RSL-MH}}$  from the falling edge of RS, and all inputs will not be recognized until  $t_{\text{RSH-AV}}$  from the rising edge of reset (RS).

# $\begin{array}{l} \textbf{RESET CLEAR CYCLE TIMING} \\ \textbf{AC ELECTRICAL CHARACTERISTICS} \\ (O^{\circ}C \leq T_A \leq 70\,^{\circ}C) \ (V_{CC} \ = \ 5.0V \ \pm 10\%) \end{array}$

SYMBOLS			-35		-45		-55			
ALT	STD	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t <sub>RC</sub>	t <sub>RSC</sub>	Flash Clear Cycle Time	70		90		110		ns	
t <sub>RSX</sub>	t <sub>RSL-AX</sub>	Reset Clear (RS) to Inputs Don't Care	0		0		0		ns	
t <sub>RSV</sub>	t <sub>RSH-AV</sub>	RS to Inputs Valid	5		10		10		ns	
tRSP	t <sub>RSL-RSH</sub>	Reset (RS) Pulse Width	65		85		100		ns	
t <sub>RSM</sub>	t <sub>RSL-MH</sub>	Reset (RS) to MATCH High		25		35		45	ns	

# FIGURE 6. MATCH COMPARE TIMING



# MK48H74(N,P,E)-35/45/55

# APPLICATION

The MK48H74 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. A pull-up resistor is also recommended for the RS input. This will ensure that any low going system noise, coupled onto the input, does not drive RS below V<sub>IH</sub> minimum specifications. This will enhance proper device operation, and avoid possible partial flash clear cycles. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the MK48H74 can also interface to 5 volt CMOS on all inputs and outputs.

The MK48H74 provides the system designer with 64K fast static memory, a MATCH output, and a BYTEWYDE<sup>™</sup> on-board comparator — all in one chip. The MK48H74 compares contents of addressed RAM locations to the current data inputs. A logic one (1) output on the MATCH pin indicates that the input data and the RAM contents match. Conversely, a logic zero (0) on the MATCH pin indicates at least one bit difference between the RAM contents and input TAG data generating a miss. The MATCH output is constructed with an open drain arrangement. This provides easy wired-OR implementation when generating a composite MATCH signal.

### In a cache subsystem, the MATCH signal provides the processor or CPU with the necessary information concerning wait state conditions. The purpose of a cache subsystem is to maintain a duplicate copy of a portion of the main memory. When a valid match occurs, the system processor uses data from the fast cache memory, and avoids longer cycles to the main memory. Therefore, implementing cache subsystems with the MK48H74, and providing good hit or match ratio designs will enhance overall system performance.

Because high frequency current transients will be associated with the operation of the MK48H74, power lines inductance must be minimized on the circuit board power distribution network. Power and ground trace gridding or separate power planes can be employed to reduce line inductance. Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.







# ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to GND
Ambient Operating Temperature (T <sub>A</sub> )
Ambient Storage Temperature (Plastic)
Ambient Storage Temperature (Ceramic)
Total Device Power Dissipation
Output Current per Pin
Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## **RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)$ 

SYM	PARAMETER	MIN	ТҮР	MAX	UNITS	NOTES
V <sub>cc</sub>	Supply Voltage	4.5	5.0	5.5	V	4
V <sub>SS</sub>	Supply Voltage	0	0	0	V	4
V <sub>IH</sub>	Logic 1 Voltage, All Inputs	2.2		V <sub>CC</sub> +0.3	V	4
VIL	Logic 0 Voltage, All Inputs	-0.3		0.8	V	4

# **DC ELECTRICAL CHARACTERISTICS**

 $(0^{\circ}C \le T_A \le 70^{\circ}C)$  (V<sub>CC</sub> = 5.0 V ± 10 percent)

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub>	Average Power Supply Current f = min cycle		125	mA	5
I <sub>CC2</sub>	Average Power Supply Current f = 0		60	mA	6
I <sub>IL</sub>	Input Leakage Current (Any Input Pin)	-1	+1	μΑ	7
IOL	Output Leakage Current (Any Q Output Pin)	-10	+10	μΑ	8
V <sub>OH</sub>	Output Logic 1 Voltage (I <sub>OUT</sub> = -4 mA)	2.4		V	4
VOL	Output Logic 0 Voltage (I <sub>OUT</sub> = +8 mA)		0.4	V	4
VOL	Match Output Logic 0 Voltage (I <sub>OUT</sub> = 18 mA)		0.4	V	4

# CAPACITANCE

 $(T_A = 25 \,^{\circ}C, f = 1.0 \,\text{MHz})$ 

SYM	PARAMETER	ТҮР	MAX	UNITS	NOTES
C <sub>1</sub>	Capacitance on input pins	4	5	рF	9
C <sub>2</sub>	Capacitance on DQ pins	8	10	pF	9

### NOTES

- 1. Measured with load shown in Figure 8(A).
- 2. Measured with load shown in Figure 8(B).
- 3. Measured with load shown in Figure 8(C).
- 4. All voltages referenced to GND.
- 5. I<sub>CC1</sub> is measured as the average AC current with V<sub>CC</sub> = V<sub>CC</sub> (max) and with the outputs open circuit. t<sub>AVAV</sub>
  - = tAVAV (min) duty cycle 100%.
- 6. ICC2 is measured with outputs open circuit.
- 7. Input leakage current specifications are valid for all V<sub>IN</sub> such that 0 V < V<sub>IN</sub> < V<sub>CC</sub>. Measured at V<sub>CC</sub> = V<sub>CC</sub> (max).
- 8. Output leakage current specifications are valid for all  $V_{OUT}$  such that 0 V <  $V_{OUT}$  <  $V_{CC}$ ,  $\overline{S}$  =  $V_{IH}$ , and  $V_{CC}$  in valid operating range.
- 9. Capacitances are sampled and not 100% tested.



# MK48H74(N,P,E)-35/45/55

# AC TEST CONDITIONS

Input Levels	GND to 3.0 V
Transition Times	5 ns
Input and Output Signal Timing Reference Level	
Ambient Temperature	0°C to 70°C
V <sub>CC</sub>	/ ± 10 percent





# **ORDERING INFORMATION**

PART NUMBER	ACCESS TIME	PACKAGE TYPE	TEMPERATURE RANGE
MK48H74N-35	35 ns	28 pin Plastic DIP	0°C to 70°C
MK48H74N-45	45 ns	28 pin Plastic DIP	0°C to 70°C
MK48H74N-55	55 ns	28 pin Plastic DIP	0°C to 70°C
MK48H74P-35	35 ns	28 pin Ceramic DIP	0°C to 70°C
MK48H74P-45	45 ns	28 pin Ceramic DIP	0°C to 70°C
MK48H74P-55	55 ns	28 pin Ceramic DIP	0°C to 70°C
MK48H74E-35	35 ns	32 pin LCC	0°C to 70°C
MK48H74E-45	45 ns	32 pin LCC	0°C to 70°C
MK48H74E-55	55 ns	32 pin LCC	0°C to 70°C



TAGRAM is a trademark of SGS-THOMSON Microelectronics, Inc. BYTEWYDE is a trademark of SGS-THOMSON Microelectronics, Inc.

