

SGS-THOMSON

MK48H98/99(N) -20/30/40

73.728-BIT 8 K X 8/9 CMOS PARITY SRAM

PIN CONNECTION

ADVANCE DATA

- BYTEWYDE 8K x 9 CMOS STATIC BAM
- CONFIGURABLE: x9/ or x8 plus PARITY
- 20.30.40ns DATA ACCESS TIMES
- 25.35.45ns PARITY ERROR ACCESS TIMES
- FAST CYCLE TIMES = 25.35.45ns
- 28-PIN 300 MIL PLASTIC DIP

DESCRIPTION

The MK48H98/99 is a 73,728-bit CMOS Parity SRAM, organized 8K x 9 using SGS-THOMSON Microelectronics' advanced HCMOS process technology. The MK48H98/99 has a Chip Enable power down feature which sustains an automatic standby mode whenever Chip Enable (E) goes inactive high. An Output Enable (G) pin provides a fast high impedance control, allowing fast read/write cycles to be achieved with the common-I/O data bus

This device offers a high performance CMOS static RAM with a parity generator/checker option on chip. The PE input allows the device to be configured with or without the parity function. When parity is enabled, true parity is generated and stored internally during write operations. Parity data is accessed and checked during read operations. The MK48H98 employs an internal even parity scheme, while the MK48H99 employs an odd parity scheme. The PERR pin is an open-collector output for parity error detection, and easy wired-OR system implementation. If parity is disabled, then DQ8 is simply another data I/O buffer with a totempole configuration. The Parity SRAM requires a single +5 volt supply ± 10%, and all inputs and outputs are TTL compatible.

			Plastic DIP			
			-	1		
Α4	1				28	Vcc
Α5	2				27	W
Α6	3				26	PE
Α7	4				25	A ₂
Α8	5				24	A 1
A 9	6	L_	MK48H98		23	A ₀
A 10	7		MK48H99		22	G
A 11	8				21	A 3
A 12	9				20	E
DQ 0	10				19	DQ 8 /PERF
DQ 1	11				18	DQ 7
DQ 2	12				17	DQ 6
DQ 3	13				16	DQ 5
Vss	14			1	15	DQ 4

PIN NAMES

A0-A12	Address Inputs			
DQ0-DQ7	Data I/O ₀₋₇			
DQ8/PERR	Data I/O8, Parity Error			
Ē1	Chip Enable			
PE	Parity Enable			
G W	(OE) Output Enable			
Ŵ	Write/read Enable			
Vcc,Vss	+5V, GND			

October1989

MODES OF OPERATION

As previously mentioned, the PE input can configure the MK48H98/99 to internally generate and check true parity. When the PE input is a logic zero (V_{IL}), the parity function (parity generator/checker) is enabled. If PE is a logic one (V_{IH}), the device is configured as a standard 8K x 9 SRAM. The device configuration can be accomplished by tying the PE input either high or low, depending upon the desired mode of operation. For diagnostic purposes, a parity error can be forced by writing a false parity bit pattern (PE= V_{IH}), and reading with parity true (PE= V_{IL}). This defines a dynamic approach for **mix-mode** operation in addition to the basic device modes.

The mix-mode operation allows the parity function to be enabled while Writing (PE = V_{II}). and disabled during Read operations (PE = VIH). This provides the user with self-generated parity from the Parity SRAM, with an external system parity bit. Conversely, parity can be disabled while Writing (PE = VIH), and true parity checked internally with a device parity error detection (PERR) during Read operations (PE = V_{II}). This mode allows the device to check system generated parity without designing external parity logic. However, transceiver logic is required for DQ8/PERR in this mode. The MK48H98/99 Truth table depicts all modes of operation. This includes either static or dynamic mode operations.

F W G PF MODE DQ н Х Х Х Standby Hi-Z Write X $9^{(1)}$ Х н DIN L L Read X 9⁽¹⁾ Н L Н 1 Dout Read X 9⁽¹⁾ н Hi-Z Н н L Write X 8⁽²⁾ Х L L L DIN Read X 8⁽²⁾ L н L DOUT Read X 8⁽²⁾ Hi-Z L н н

MK48H98/99 TRUTH TABLE

NOTES :

 Operation and configuration as an 8K X 9 SRAM (PE= High)

(2) Generate and store true parity during Write Cycles; PERR enabled and valid during Read Cycles (PE= Low)

READ MODE

The MK48H98/99 is in the Read mode whenever Write Enable (W) is high and Chip Enable (E) is low. This provides access to data from nine of 73,728 locations in the static memory array. If Parity Enable (PE) is high, data is accessed as a 9-bit word; if PE is low data is accessed as an 8-bit word plus parity error (PERR). The unique address is specified by the 13 address inputs. Valid data will be available at the DQ Output pins within tayoy after the last stable address, and PERRwill be valid within tavev of the last stable address providing G. E. and PE are low (see truth table for logic options). If E, PE, or G access times are not met, data access and parity error access times will be measured from the limiting parameter teloy, telpy, tpelpy, tpehoy, tgloy, or tglpy rather than the address.

WRITE MODE

The MK48H98/99 is in the Write mode whenever the \overline{W} and \overline{E} pins are low. Either \overline{E} or \overline{W} must be inactive during Address transitions. The Write begins with the concurrence of \overline{E} and \overline{W} being active low. Therefore, address setup times are referenced to W, \overline{E} , and/or PE as tAVWL_tAVEL and tAVPEL respectively, and is determined to the latter occurring edge. The Write cycle can be terminated by the earlier rising edge of Write Enable or Chip Enable. Parity Enable (PE) allows the on-board parity function to generate true parity if active low, but cannot terminate a write cycle by going high.

If the Output is enabled (\overline{E} = low, and \overline{G} = low), then \overline{W} will return the outputs to high impedance within twLoz of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data-in must be valid for tDVWH to the rising edge of \overline{W} , \overline{E} or \overline{PE} , whichever occurs first, and remain valid twHDX.



MK48H98/99 BLOCK DIAGRAM N^O. 1



BLOCK DIAGRAM N^O. 2



