

Processed to MIL-STD 883, Method 5004, Class B MKB3880(P)-80/84

FEATURES

- □ Screened per MIL-STD-883, Method 5004 Class B
- □ -55°C to 125°C temperature range
- Two speeds
 - 2.5 MHz MKB3880)P)-80
 - 4.0 MHz MKB3880(P)-84
- DESCRIPTION

The Mostek Z80 family of components is a significant advancement in the state-of-art of microcomputers. These components can be configured with any type of standard semiconductor memory to generate computer systems with an extremely wide range of capabilities. For example, as few as two LSI circuits and three standard TTL MSI packages can be combined to form a simple controller. With additional memory and I/O devices, a computer can be constructed with capabilities that only a minicomputer could deliver previously. This wide range of computational power allows standard modules to be constructed by a user that can satisfy the requirements of an extremely wide range of applications.

The CPU is the heart of the system. Its function is to obtain instructions from the memory and perform the desired operations. The memory is used to contain instructions and, in most cases, data that is to be processed. For example, a

- □ Single 5-Volt supply and single-phase clock required
- □ Z80 CPU and Z80 A CPU
- □ Software compatible with 8080A CPU
- Complete development and OEM system product support
- Industrial MKI version available (-40°C to 85°C)

typical instruction sequence may be to read data from a specific peripheral device, store it in a location in memory. check the parity, and write it out to another peripheral device. Note that the Mostek component set includes the CPU and various general purpose I/O device controllers, as well as a wide range of memory devices. Thus, all required components can be connected together in a very simple manner with virtually no other external logic. The user's effort then becomes primarily one of the software development. That is, the user can concentrate on describing his problem and translating it into a series of instructions that can be loaded into the microcomputer memory. Mostek is dedicated to making this step of software generation as simple as possible. A good example of this is our assembly language in which a simple mnemonic is used to represent every instruction that the CPU can perform. This language is self-documenting in such a way that from the mnemonic the user can understand exactly what the instruction is doing without constantly checking back to a complex cross listing.



ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	to +125°C
Storage Temperature65°C	to +150°C
Voltage on Any Pin with Respect to GroundC	.3V to +7V
Power Dissipation	1.5W

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

(T_A = -55°C to 125°C, V_{CC} = 5 V \pm 5% unless otherwise specified)

SYM	PARAMETER	MIN	ТҮР	MAX	UNIT	TEST CONDITION
VILC	Clock Input Low Voltage	-0.3		0.8	v	
VIHC	Clock Input High Voltage	V _{CC} 6		V _{cc} +.3	v	
V _{IL}	Input Low Voltage	-0.3		0.8	v	
V _{IH}	Input High Voltage All inputs except NMI	2.4		V _{cc}	v	
VIH(NMI)	Input High Voltage (NMI)	2.7		V _{cc}	v	
V _{OL}	Output Low Voltage			0.4	v	I _{OL} = 1.8mA
V _{OH}	Output High Voltage	2.4			v	I _{OH} = -250 μA
I _{cc}	Power Supply Current			200	mA	
I _{LI}	Input Leakage Current			10	μΑ	$V_{IN} = 0$ to V_{CC}
ILOH	Tri-State Output Leakage Current in Float			10	μΑ	$V_{OUT} = 2.4 \text{ to } V_{CC}$
LOL	Tri-State Output Leakage Current in Float			-10	μА	V _{OUT} = 0.4V
I _{LD}	Data Bus Leakage Current In Input Mode			±10	μA	0 < V _{IN} < V _{CC}

CAPACITANCE

T_A = 25°C, f = 1 MHz

SYM	PARAMETER	MAX	UNIT	TEST CONDITIONS
СФ	Clock Capacitance	35	pF	Unmeasured Pins
C _{IN}	Input Capacitance	5	pF	Returned to Ground
С _{ОUT}	Output Capacitance	10	pF	

AC CHARACTERISTICS

MKB3880(P)-80 Z80-CPU ($T_A = -55^{\circ}$ C to 125°C, V_{CC} = +5V, ±5%, Unless Otherwise Noted)

SIGNAL	SYM	PARAMETER	MIN	ΜΑΧ	UNIT	TEST CONDITION
Φ	t _c t _w (ΦΗ) t _w (ΦL) t _r f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Time	.4 180 180	[12] (D) 2000 30	μsec nsec nsec nsec	
	t _{D(AD)} t _{F(AD)} t _{acm}	Address Output Delay Delay to Float Address Stable Prior to MREQ	[1]	145 110	nsec nsec nsec	C _L = 50pF
A ₀₋₁₅	t _{aci}	(Memory Cycle) Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[2]		nsec	
	t _{ca}	Address Stable From RD, WR, IORQ or MREQ	[3]		nsec	Except T3-M1
	t _{caf}	Address Stable From RD or WR During Float	[4]		nsec	
	t _{D(D)}	Data Output Delay		250	nsec	
	t _{F(D)} t _{SΦ(D)}	Delay to Float During Write Cycle Data Setup Time to Rising Edge of Clock During M1 Cycle	50	90	nsec nsec	
D ₀₋₇	^t s∓(D)	Data Setup Time to Falling Edge at Clock During M2 to M5	60		nsec	C _L = 50pF
	t _{dcm}	Data Stable Prior to WR (Memory Cycle)	[5]		nsec	
	t _{dci}	Data Stable Prior to WR (I/O Cycle)	[6]		nsec	
	t _{cdf} t _H	Data Stable From WR Input Hold Time	[7] 0		nsec nsec	
	t _{DL} ∓(MR)	MREQ Delay From Falling Edge of Clock, MREQ Low		100	nsec	
MREQ	^t DHΦ(MR)	MREQ Delay From Rising Edge of Clock, MREQ High		100	nsec	
1	^t DH⊕(MR)	MREQ Delay From Falling Edge of Clock, MREQ High		100	nsec	C _L = 50pF
	t _{w(MRL)} t _{w(MRH)}	Pulse Width, MREQ Low Pulse Width, MREQ High	(8) (9)		nsec nsec	
	^t DLΦ(IR)	IORQ Delay From Rising Edge of Clock, IORQ Low		90	nsec	
	^t DL⊕(IR)	IORQ Delay From Falling Edge of Clock, IORQ Low		110	nsec	C _L = 50pF
	^t DHΦ(IR)	IORQ Delay From Rising Edge of Clock, IORQ High		100	nsec	
	t _{DH} ⊕(IR)	IORQ Delay From Falling Edge of Clock, IORQ High		110	nsec	
	t _{DLΦ(RD)}	RD Delay From Rising Edge of Clock, RD Low		100	nsec	
RD	^t DL⊕(RD)	RD Delay From Falling Edge of Clock, RD Low		130	nsec	C _L = 50pF
	t _{DHΦ(RD)}	RD Delay From Rising Edge of Clock, RD High		100	nsec	
	^t DH∳(RD)	RD Delay From Falling Edge of Clock, RD High		110	nsec	

AC CHARACTERISTICS (Cont.)

SIGNAL	SYM	PARAMETER	MIN	ΜΑΧ	UNIT	TEST CONDITION
	t _{DL} (WR)	WR Delay From Rising Edge of Clock, WR Low		80	nsec	
WR	t _{DL} ∓(WR)	WR Delay From Falling Edge of Clock, WR Low		90	nsec	C _L = 50pF
	^t DHΦ(WR)	WR Delay From Falling Edge of Clock, WR High		100	nsec	
	tw(WRL)	Pulse Width, WR Low	[10]		nsec	
M1	t _{DL(M1)}	M1 Delay From Rising Edge of Clock M1 Low		130	nsec	C ₁ = 50pF
	t _{DH(M1)}	M1 Delay From Rising Edge of Clock, M1 High		130	nsec	
RFSH	t _{DL(RF)}	RFSH Delay From Rising Edge of Clock, RFSH Low		180	nsec	C _L = 30pF
	t _{DH(RF)}	RFSH Delay From Rising Edge of Clock RFSH High		150	nsec	
WAIT	t _{S(WT)}	WAIT Setup Time to Falling Edge of Clock	70		nsec	
HALT	^t D(HT)	HALT Delay Time From Falling Edge of Clock		300	nsec	C _L = 50pF
INT	t _{s(IT)}	INT Setup Time to Rising Edge of Clock	80		nsec	
NMI	tw(NML)	Pulse Width, NMI Low	80		nsec	
BUSRQ	t _{s(BQ)}	BUSRO Setup Time to Rising Edge of Clock	80		nsec	
BUSAK	t _{DL(BA)}	BUSAK Delay From Rising Edge of Clock, BUSAK Low		120	nsec	C ₁ = 50pF
	^t DH(BA)	BUSAK Delay From Falling Edge of Clock, BUSAK High		110	nsec	
RESET	t _{s(RS)}	RESET Setup Time to Rising Edge of Clock	90		nsec	
	t _{F(C)}	Delay to/from Float (MREO, IORO, RD and WRI)		100	nsec	
	t _{mr}	M1 Stable Prior to IORQ (Interrupt Ack.)	[11]		nsec	

NOTES

1. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when M1 and IORO are both active.

2. The RESET signal must be active for a minimum of 3 clock cycles.

3. Output Delay vs. Load Capacitance

 $T_A = 125^{\circ}C V_{CC} = 5 V \pm 5\%$

Add 10 nsec delay for each 50pF increase in load up to a maximum of 200pF for the data bus and 100pF for address and control lines.

4. Although static by design, testing guarantees t_W (Φ H) of 200 μ sec maximum. [1] $t_{acm} = t_w (\Phi H) + t_f - 75$

- [2] $t_{aci} = t_c - 80$

 $t_{ca} = t_w (\Phi L) + t_r -40$ [3]

 $t_{caf} = t_w (\Phi L) + t_r -60$ [4]

[5]
$$t_{dcm} = t_c - 210$$

[6] $t_{dci} = t_w (\Phi L) + t_r - 210$

[7]
$$t_{odf} = t_{w} (\Phi L) + t_{r} - 80$$

[8] $t_w (MRL) = t_c -40$

[9] $t_w (MRH) = t_w (\Phi H) + t_f -70$

[10] $t_w (\overline{WR}) = t_c - 40$

$$[11] t_{mr} = 2t_{c} + t_{w} (\Phi H) + t_{f} - 80$$

[12]
$$t_c = t_w (\Phi H) + t_w (\Phi L) + t_r + t$$



AC CHARACTERISTICS MKB3880(P)-84 Z80A-CPU

 $(T_A = -55^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = +5V, \pm 5\%$, Unless Otherwise Noted)

SIGNAL	SYM	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
Φ	t _c t _w (ФН) t _w (ФL) t _r ,f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Time	.25 110 110	[12] (D) 2000 30	μsec nsec nsec nsec	
	t _{D(AD)} t _{F(AD)} t _{acm}	Address Output Delay Delay to Float Address Stable Prior to MREQ	[1]	110 90	nsec nsec nsec	C _L = 50pF
A ₀₋₁₅	t _{aci}	(Memory Cycle) Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[2]		nsec	
	t _{ca}	Address Stable From RD, WR, IORQ or MREQ	[3]		nsec	Except T3-M1
	t _{caf}	Address Stable From RD or WR During Float	[4]		nsec	
	t _{D(D)}	Data Output Delay		170	nsec	
	t _{F(D)} t _{SΦ(D)}	Delay to Float During Write Cycle Data Setup Time to Rising Edge of Clock During M1 Cycle	50	90	nsec nsec	
D ₀₋₇	t _{S⊕(D)}	Data Setup Time to Falling Edge at Clock During M2 to M5	60		nsec	C _L = 50pF
	t _{dcm}	Data Stable Prior to WR (Memory Cycle)	[5]		nsec	
	t _{dci}	Data Stable Prior to WR (I/O Cycle)	[6]		nsec	
	t _{cdf}	Data Stable From WR	[7]		nsec	
	t _H	Input Hold Time	0		nsec	
	^t DL⊕(MR)	MREQ Delay From Falling Edge of <u>Clock</u> , MREQ Low	20	85	nsec	
MREQ	^t DHΦ(MR)	MREQ Delay From Rising Edge of <u>Clock, MREQ</u> High		85	nsec	
	^t DH⊕(MR)	MREQ Delay From Falling Edge of Clock, MREQ High		85	nsec	C _L = 50pF
	t _{w(MRL)} t _{w(MRH)}	Pulse Width, MREQ Low Pulse Width, MREQ High	[8] [9]		nsec nsec	
	t _{DLΦ} (IR)	IORQ Delay From Rising Edge of Clock, IORQ Low		75	nsec	
IORQ	t _{DL} (IR)	IORQ Delay From Falling Edge of Clock, IORQ Low		85	nsec	C _L = 50pF
	^t DH⊕(IR)	IORO Delay From Rising Edge of Clock, IORO High	}	85	nsec	
	t _{DHΦ(IR)}	IORQ Delay From Falling Edge of Clock, IORQ High		85	nsec	
	t _{DLΦ(RD)}	RD Delay From Rising Edge of Clock, RD Low		85	nsec	
RD	^t DL⊕(RD)	RD Delay From Falling Edge of Clock, RD Low		95	nsec	C _L = 50pF
	t _{DHΦ(RD)}	RD Delay From Rising Edge of Clock, RD High		85	nsec	
	^t DH⊕(RD)	RD Delay From Falling Edge of Clock, RD High		85	nsec	

SIGNAL	SYM	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
Ξ.	t _{DL} (WR)	WR Delay From Rising Edge of Clock, WR Low		65	nsec	
WR		WR Delay From Falling Edge of Clock, WR Low		80	nsec	C _L = 50pF
	^t DH _Φ (WR)	WR Delay From Falling Edge of Clock, WR High		80	nsec	
	tw(WRL)	Pulse Width, WR Low	[10]		nsec	
M1	t _{DL(M1)}	M1 Delay From Rising Edge of Clock M1 Low		100	nsec	C ₁ = 50pF
	t _{DH(M1)}	M1 Delay From Rising Edge of Clock, M1 High		100	nsec	
RFSH	t _{DL(RF)}	RFSH Delay From Rising Edge of Clock, RFSH Low		130	nsec	C ₁ = 50pF
	t _{DH(RF)}	RFSH Delay From Rising Edge of Clock RFSH High		120	nsec	
WAIT	t _{S(WT)}	WAIT Setup Time to Falling Edge of Clock	70		nsec	
HALT	t _{D(HT)}	HALT Delay Time From Falling Edge of Clock		300	nsec	C _L = 50pF
INT	t _{s(IT)}	INT Setup Time to Rising Edge of Clock	80		nsec	
NMI	tw(NML)	Pulse Width, NMI Low	80		nsec	
BUSRO	t _{s(BQ)}	BUSRO Setup Time to Rising Edge of Clock	50		nsec	
BUSAK	t _{DL(BA)}	BUSAK Delay From Rising Edge of Clock, BUSAK Low		100	nsec	C ₁ = 50pF
	^t DH(BA)	BUSAR Delay From Falling Edge of Clock, BUSAK High		100	nsec	
RESET	t _{s(RS)}	RESET Setup Time to Rising Edge of Clock	60	7	nsec	
	t _{F(C)}	Delay to/From Float ($\overline{\text{MREQ}}$, $\overline{\text{IORQ}}$, $\overline{\text{RD}}$ and $\overline{\text{WR}}$)		80	nsec	
	t _{mr}	M1 Stable Prior to IORQ (Interrupt Ack.)	[11]		nsec	

AC CHARACTERISTICS (Cont.)

NOTES

1. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when M1 and IORQ are both active.

2. The RESET signal must be active for a minimum of 3 clock cycles.

3. Output Delay vs. Load Capacitance

 $T_A = 125^{\circ}CV_{CC} = 5V \pm 5\%$

Add 10 nsec delay for each 50pF increase in load up to a maximum of 200pF for the data bus and 100pF for address and control lines.

4. Although static by design, testing guarantees t_W (Φ H) of 200 μ sec maximum. [1] $t_{acm} = t_w (\Phi H) + t_f - 65$

- $t_{aci} = t_c 70$ [2]
- [3]
- $t_{ca} = t_w (\Phi L) + t_r -50$
- [4] $t_{caf} = t_w (\Phi L) + t_r - 45$ [6] -+ 170

$$\begin{bmatrix} 5 \end{bmatrix} \quad t_{dcm} = t_c - 1/0$$

$$[b] \quad t_{dci} = t_{w} (\Phi L) + t_{r} - 170$$

- [7] $t_{cdf} = t_w (\Phi L) + t_r 70$
- [8] $t_w (MRL) = t_c 30$

[9]
$$t_w (\overline{MRH}) = t_w (\Phi H) + t_f -40$$

[10]
$$t_w (\overline{WR}) = t_c - 30$$

[11]
$$t_{mr} = 2t_c + t_w (\Phi H) + t_f - 65$$

[12]
$$t_c = 6_{w} (\Phi H) + t_w (\Phi L) + t_c + 1$$



A.C. TIMING DIAGRAM

Timing measurements are made at the following voltages, unless otherwise specified.

