

MILITARY HIGH-REL PRODUCTS

Processed to MIL-STD-883, Method 5004, Class B

1K x 8-Bit Static RAM MKB4118A(P/J/E)-82/83/84


FEATURES

- Tested per MIL-STD-883B method 5004 and qualified per method 5005.
- ☐ Static operation, single +5 V power supply
- □ Military temperature range ($-55^{\circ}C \le T_{\Delta} \le +125^{\circ}C$)
- ☐ Organization: 1K x 8 bit RAM JEDEC pinout
- □ Pin compatible with Mostek's BYTEWYDE™ memory family
- □ 24/28 pin ROM/PROM compatible pin configuration

DESCRIPTION

The MKB4118A uses Mostek's advanced circuit design techniques to package 8,192 bits of static RAM on a single chip. Static operation is achieved with high performance and lower power dissipation by utilizing Address ActivatedTM circuit design techniques.

BLOCK DIAGRAM Figure 1



TRUTH TABLE

ADLL			
ŌĒ	WE	Mode	DQ
х	х	Deselect	High Z
х	V _{IL}	Write	D _{IN}
V _{IL}	V _{IH}	Read	D _{out}
V _{IH}	V _{IH}	Read	High Z
	X X V _{IL}	OE WE X X X V _{IL} V _{IL} V _{IH}	OE WE Mode X X Deselect X V _{IL} Write V _{IL} V _{IH} Read

- Part No.
 Access Time
 R/W cycle Time

 MKB4118A-82
 150 nsec
 150 nsec


 MKB4118A-83
 200 nsec
 200 nsec

 MKB4118A-84
 250 nsec
 250 nsec
- □ CE and OE functions facilitate bus control
- □ Industrial MK (Sion available (-40°C/85°C)

The M 8A excels in high speed memory applications which is organization requires relatively shallow depth wide word format. The MKB4118A presents to the high density cost effective N-MOS memory with the lance characteristics necessary for today's microessor applications.

PIN CONNECTIONS

Figure 2



PIN NAMES								
Ao - Ao	Address Inputs	WE	Write Enable					
CE	Chip Enable	ŌĒ	Output Enable					
V _{ss}	Ground	NC	No Connection					
V _{cc}	Power (+5 V)	DQ ₀ - DQ ₇	Data In/Data Out					

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to V _{SS}	5 V to +7.0 V
Operating Temperature T _A (Ambient)	55°C to +125°C
Storage Temperature (Ambient)	
Power Dissipation	1 Watt
Output Current	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated int he operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS7

 $(-55^{\circ}C \le T_{A} \le +125^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
v _{cc}	Supply Voltage	4.75	5.0	5.25	V	1
V _{SS}	Supply Voltage	0	0	0	V	1
V _{IH}	Logic "1" Voltage All Inputs	2.4		7.0	V	1
V _{IL}	Logic "O" Voltage All Inputs	-0.3		.8	V	1, 9

DC ELECTRICAL CHARACTERISTICS17

 $(-55^{\circ}C \le T_{A} \le +125^{\circ}C) (V_{CC} = +5.0 \text{ V} \pm 5\%)$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
I _{CC1}	Average V _{CC} Power Supply Current		90	mA	8
I _{CC1}	Average V _{CC} Power Supply Current T _A = 125°C		65	mA	10
IIL	Input Leakage Current (Any Input)	-10	10	μА	2
l _{OL}	Output Leakage Current	-10	10	μΑ	2
V _{OH}	Output Logic "1" Voltage I _{OUT} = 1 mA	2.4		V	
V _{OL}	Output Logic "O" Voltage I _{OUT} = 4 mA		0.4	V	

AC ELECTRICAL CHARACTERISTICS³

 $(-55^{\circ}C \le T_{A} \le 125^{\circ}C) (V_{CC} = 5.0 \text{ V} \pm 5\%)$

SYM	PARAMETER	MKB4118A-82		MKB4118A-83		MKB4118A-84			
		MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t _{RC}	Read Cycle Time	150		200		250		ns	
t _{AA}	Address Access Time		150		200		250	ns	4
t _{CEA}	Chip Enable Access Time		75		100		125	ns	4
t _{CEZ}	Chip Enable Data Off Time	5	35	5	40	5	45	ns	
t _{OEA}	Output Enable Access Time		75	1	100	2 2-	125	ns	4
t _{OEZ}	Output Enable Data Off Time	5	35	5	40	_ ,5	45	ns	
t _{AZ}	Address Data Off Time	10		10	7	10		ns	
t _{WC}	Write Cycle Time	150		200		250		ns	

AC ELECTRICAL CHARACTERISTICS³

 $(-55^{\circ}C \le T_{\Delta} \le +125^{\circ}C) (V_{CC} = 5.0 \text{ V} \pm 5\%)$

SYM	PARAMETER	MKB4118A-82		MKB4118A-83		MKB4118A-84			
		MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t _{AS}	Address Setup Time	0		0		0		ns	see text
t _{AH}	Address Hold Time	50		65		80		ns	see text
t _{DSW}	Data To Write Setup Time	10		15		20		ns	
t _{DHW}	Data From Write Hold Time	20		25		30		ns	
t _{WD}	Write Pulse Duration	50		60		70		ns	see text
t _{WEZ}	Write Enable Data Off Time	5	35	5	40	5	45	ns	
t _{WPL}	Write Pulse Lead Time	90		130		170		ns	


CAPACITANCE17


 $(-55^{\circ}C \le T_{A} \le +125^{\circ}C) (V_{CC} = +5.0 \text{ V} \pm 5\%)$

SYM	PARAMETER	TYP	MAX	NOTES
Cı	Capacitance on all pins (except D/Q)	4 pF		5
C _{D/Q}	Capacitance on D/Q pins	10 pF		5,6


NOTES:

- 1. All voltages referenced to VSS
- 2. Measured with .4 \leq V_I 5.0 V, outputs deselected and V_{CC} = 5 V.
- AC test conditions: input rise and fall times ≤ 5 ns; input levels 0 V to 3 V; timing measurement reference level 1.5 V.
- 4. Measured with a load as shown in Figure 3
- 5. Effective capacitance calculated from the equation $C = \Delta\Omega$ with $\Delta V = 3$ volts and power supplies at nominal levels.
- 6. Output buffer is deselected.
- 7. A minimum of 2 ms time delay is required after application of V_{CC} (+5 V) before proper device operation can be achieved.
- 8. I_{CC1} measured with outputs open.
- 9. Negative undershoots to a minimum of $-1.5\,\mathrm{V}$ are allowed with maximum of 50 ns pulse width. DC value of low level must not exceed $-0.3\,\mathrm{V}$.
- 10. Power consumption decreases with temperature from a maximum at low temperature to a minimum at high temperature.





TIMING DIAGRAM Figure 5



DESCRIPTION (Cont.)

The MKB4118A features a fast $\overline{\text{CE}}$ (50% of Address Access) function to permit memory expansion without impacting system access time. A fast $\overline{\text{OE}}$ (50% of access time) is included to permit data interleaving for enhanced system performance.

The MKB4118A is pin compatible with Mostek's BYTEWYDE™ memory family of RAMs, ROMs and EPROMs.

OPERATION

Read Mode

The MKB4118A is in the read mode whenever the Write Enable Control input (WE) is in the high state.

In the read mode of operation, the MKB4118A provides a fast address ripple-through access of data from 8 of 8192 locations in the static storage array. Thus, the unique address specified by the 10 Address Inputs (An) define which 1 of 1024 bytes of data is to be accessed.

A transition on any of the 10 address inputs will disable the 8 data output drivers after t_{AZ} . Valid Data will be available to the 8 data output drivers within t_{AA} after the last address input signal is stable, providing that the \overline{CE} and \overline{OE} access times are satisfied. If \overline{CE} or \overline{OE} access times are not met, data access will be measured from the limiting parameter (t_{CEA} or t_{OEA}) rather than the address. The state of the 8 data 1/O signals is controlled by the Chip Enable $\overline{(CE)}$ and Output Enable $\overline{(OE)}$ control signals.

Write Mode

The MKB4118A is in the write mode whenever the Write Enable (WE) and Chip Enable (CE) control inputs are in the low state.

The write cycle is initiated by the \overline{WE} pulse going low provided that \overline{CE} is also low. The leading edge of the \overline{WE} pulse is used to latch the status of the address bus.

NOTE: In a write cycle the latter occurring edge of either WE or CE will determine the start of the write cycle. Therefore, t_{AS} , t_{WD} and t_{AH} are referenced to the latter occurring edge of CE or WE. Addresses are latched at this time. All write cycles whether initiated by CE or WE must be terminated by the rising edge of WE. If the output bus has been enabled (CE and OE low) then WE will cause the output to go to the high Z state in t_{WEZ} .

Data In must be valid t_{DSW} prior to the low to high transition of \overline{WE} . The Data In lines must remain stable for t_{DHW} after \overline{WE} goes inactive. The write control of the MKB4118A disables the data out buffers during the write cycle; however, \overline{OE} should be used to disable the data out buffers to prevent bus contention between the input data and data that would be output upon completion of the write cycle.