

# MOSTEK®

## MILITARY/HIGH-REL PRODUCTS

### PROCESSED TO MIL-STD 883, METHOD 5004, CLASS B

## 1024 x 8-Bit Static RAM

## MKB4801A(P/J/E)-870/890/81

### FEATURES


- Static operation
- Organization: 1K x 8 bit RAM JEDEC pinout
- Pin compatible with Mostek's BYTEWYDE™ memory family
- 24/28 pin ROM/PROM compatible pin configuration
- $\overline{CE}$  and  $\overline{OE}$  functions facilitate bus control

### DESCRIPTION

The MKB4801A uses Mostek's Scaled POLY 5™ process and advanced circuit design techniques to package 8,192 bits of static RAM on a single chip. Static operation is achieved with high performance and low power dissipation by utilizing Address Activated™ circuit design techniques.

### BLOCK DIAGRAM

Figure 1



### TRUTH TABLE

| $\overline{CE}$ | $\overline{OE}$ | $\overline{WE}$ | Mode     | DQ        |
|-----------------|-----------------|-----------------|----------|-----------|
| $V_{IH}$        | X               | X               | Deselect | High Z    |
| $V_{IL}$        | X               | $V_{IL}$        | Write    | $D_{IN}$  |
| $V_{IL}$        | $V_{IL}$        | $V_{IH}$        | Read     | $D_{OUT}$ |
| $V_{IL}$        | $V_{IH}$        | $V_{IH}$        | Read     | High Z    |

X = Don't Care

- -55°C to 125°C operating temperature


- High performance

| Part No.     | Access Time | R/W Cycle Time |
|--------------|-------------|----------------|
| MKB4801A-870 | 70 nsec     | 70/80 nsec     |
| MKB4801A-890 | 90 nsec     | 90/100 nsec    |
| MKB4801A-81  | 120 nsec    | 120 nsec       |

The MKB4801A excels in high speed memory applications where the organization requires relatively shallow depth with a wide word format. The MKB4801A presents the user a high density cost effective alternative to bipolar and previous generation N-MOS fast memory.

### PIN CONNECTIONS

Figure 2



## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to  $V_{SS}$  ..... -0.3 V to +7.0 V  
Operating Temperature  $T_A$  (Ambient) ..... -55°C to +125°C  
Storage Temperature (Ambient) (Ceramic) ..... -65°C to +150°C  
Power Dissipation ..... 1 Watt  
Output Current ..... 20 mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS<sup>9</sup>

(-55°C ≤  $T_A$  ≤ +125°C)

| SYM      | PARAMETER                    | MIN  | TYP | MAX  | UNITS | NOTES |
|----------|------------------------------|------|-----|------|-------|-------|
| $V_{CC}$ | Supply Voltage               | 4.75 | 5.0 | 5.25 | V     | 1     |
| $V_{SS}$ | Supply Voltage               | 0    | 0   | 0    | V     | 1     |
| $V_{IH}$ | Logic "1" Voltage All Inputs | 2.4  |     | 7.0  | V     | 1     |
| $V_{IL}$ | Logic "0" Voltage All Inputs | -0.3 |     | .65  | V     | 1, 10 |

## DC ELECTRICAL CHARACTERISTICS<sup>1,9</sup>

(-55°C ≤  $T_A$  ≤ +125°C) ( $V_{CC}$  = 5.0 volts ±5%)

| SYM       | PARAMETER   | MIN | MAX | UNITS | NOTES |
|-----------|---|-----|-----|-------|-------|
| $I_{CC1}$ | Average $V_{CC}$ Power Supply Current                     |     | 120 | mA    | 9     |
| $I_{CC1}$ | Average $V_{CC}$ Power Supply Current<br>( $T_A$ = 125°C) |     | 90  | mA    | 9, 11 |
| $I_{IL}$  | Input Leakage Current (Any Input)                         | -10 | 10  | μA    | 2     |
| $I_{OL}$  | Output Leakage Current                                    | -50 | 50  | μA    | 2     |
| $V_{OH}$  | Output Logic "1" Voltage $I_{OUT}$ = -1 mA                | 2.4 |     | V     |       |
| $V_{OL}$  | Output Logic "0" Voltage $I_{OUT}$ = 4 mA                 |     | 0.4 | V     |       |

# AC ELECTRICAL CHARACTERISTICS<sup>3,4</sup>

(-55°C ≤ T<sub>A</sub> ≤ 125°C) (V<sub>CC</sub> = 5.0 volts ± 5%)

| SYM              | PARAMETER                   | MKB4801A-870 |     | MKB4801A-890 |     | MKB4801A-81 |     | UNITS | NOTES    |
|------------------|-----------------------------|--------------|-----|--------------|-----|-------------|-----|-------|----------|
|                  |                             | MIN          | MAX | MIN          | MAX | MIN         | MAX |       |          |
| t <sub>RC</sub>  | Read Cycle Time             | 70           |     | 90           |     | 120         |     | ns    |          |
| t <sub>AA</sub>  | Address Access Time         |              | 70  |              | 90  |             | 120 | ns    | 5        |
| t <sub>CEA</sub> | Chip Enable Access Time     |              | 35  |              | 45  |             | 60  | ns    | 5        |
| t <sub>CEZ</sub> | Chip Enable Data Off Time   | 5            | 20  | 5            | 30  | 5           | 30  | ns    |          |
| t <sub>OEA</sub> | Output Enable Access Time   |              | 35  |              | 45  |             | 60  | ns    | 5        |
| t <sub>OEZ</sub> | Output Enable Data Off Time | 5            | 20  | 5            | 30  | 5           | 30  | ns    |          |
| t <sub>AZ</sub>  | Address Data Off Time       | 10           |     | 10           |     | 10          |     | ns    |          |
| t <sub>WC</sub>  | Write Cycle Time            | 80           |     | 100          |     | 120         |     | ns    |          |
| t <sub>AS</sub>  | Address Setup Time          | 0            |     | 0            |     | 0           |     | ns    | see text |
| t <sub>AH</sub>  | Address Hold Time           | 20           |     | 30           |     | 40          |     | ns    | see text |
| t <sub>DSW</sub> | Data To Write Setup Time    | 5            |     | 5            |     | 10          |     | ns    |          |
| t <sub>DHW</sub> | Data From Write Hold Time   | 10           |     | 10           |     | 15          |     | ns    |          |
| t <sub>WD</sub>  | Write Pulse Duration        | 30           |     | 40           |     | 45          |     | ns    | see text |
| t <sub>WEZ</sub> | Write Enable Data Off Time  | 5            | 15  | 5            | 25  | 5           | 30  | ns    |          |
| t <sub>WPL</sub> | Write Pulse Lead Time       | 50           |     | 60           |     | 75          |     | ns    |          |

# CAPACITANCE<sup>1,8</sup>

(-55°C ≤ T<sub>A</sub> ≤ +125°C) (V<sub>CC</sub> = +5.0 volts ± 5%)


| SYM              | PARAMETER             | TYP   | MAX | NOTES |
|------------------|-----------------------|-------|-----|-------|
| C <sub>I</sub>   | All pins (except D/Q) | 4 pF  |     | 6     |
| C <sub>D/Q</sub> | D/Q pins              | 10 pF |     | 6,7   |

## NOTES:

1. All voltages referenced to V<sub>SS</sub>.
2. Measured with 4 ≤ V<sub>I</sub> ≤ 5.0 V, outputs deselected and V<sub>CC</sub> = 5 V.
3. AC measurements assume Transition Time = 5 ns; levels V<sub>SS</sub> to 3.0 V.
4. Input and output timing reference levels are at 1.5 V.
5. Measured with a load as shown in Figure 3.
6. Effective capacitance calculated from the equation  $C = \frac{\Delta Q}{\Delta V}$  with ΔV = 3 volts and power supplies at nominal levels.
7. Output buffer is deselected.
8. A minimum of 2 ns time delay is required after application of V<sub>CC</sub> (+5 V) before proper device operation can be achieved.
9. I<sub>CC1</sub> measured with outputs open.
10. Negative undershoots to a minimum of -1.5 V are allowed with a maximum of 50 ns pulse width. DC value of low level input must not exceed -0.3 V.
11. Power supply current decreases with increasing temperature.


## OUTPUT LOAD

Figure 3




# TIMING DIAGRAM

Figure 4



# TIMING DIAGRAM

Figure 5



## DESCRIPTION (Cont.)

The MKB4801A features a fast  $\overline{CE}$  (50% of Address Access) function to permit memory expansion without impacting system access time. A fast  $\overline{OE}$  (50% of access time) is included to permit data interleaving for enhanced system performance.

The MKB4801A is pin compatible with Mostek's BYTEWYDE™ memory family of RAMs, ROMs and EPROMs.

## OPERATION

### Read Mode

The MKB4801A is in the READ MODE whenever the Write Enable Control input ( $\overline{WE}$ ) is in the high state.

In the READ mode of operation, the MKB4801A provides a fast address ripple-through access of data from 8 of 8192 locations in the static storage array. Thus, the unique address specified by the 10 Address Inputs ( $A_n$ ) define which 1 of 1024 bytes of data is to be accessed.

A transition on any of the 10 address inputs will disable the 8 Data Output Drivers after  $t_{AZ}$ . Valid Data will be available to the 8 Data Output Drivers within  $t_{AA}$  after the last address input signal is stable, providing that the  $\overline{CE}$  and  $\overline{OE}$  access times are satisfied. If  $\overline{CE}$  or  $\overline{OE}$  access times are not met, data access will be measured from the limiting parameter

( $t_{CEA}$  or  $t_{OEA}$ ) rather than the address. The state of the 8 data I/O signals is controlled by the Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) control signals.

### Write Mode

The MKB4801A is in the Write Mode whenever the Write Enable ( $\overline{WE}$ ) and Chip Enable ( $\overline{CE}$ ) control inputs are in the low state.

The WRITE cycle is initiated by the  $\overline{WE}$  pulse going low provided that  $\overline{CE}$  is also low. The leading edge of the  $\overline{WE}$  pulse is used to latch the status of the address bus.

NOTE: In a write cycle the latter occurring edge of either  $\overline{WE}$  or  $\overline{CE}$  will determine the start of the write cycle. Therefore,  $t_{AS}$ ,  $t_{WD}$  and  $t_{AH}$  are referenced to the latter occurring edge of  $\overline{CE}$  or  $\overline{WE}$ . Addresses are latched at this time. All write cycles whether initiated by  $\overline{CE}$  or  $\overline{WE}$  must be terminated by the rising edge of  $\overline{WE}$ . If the output bus has been enabled ( $\overline{CE}$  and  $\overline{OE}$  low) then  $\overline{WE}$  will cause the output to go to the high Z state in  $t_{WEZ}$ .

Data In must be valid  $t_{DSW}$  prior to the low to high transition of  $\overline{WE}$ . The Data In lines must remain stable for  $t_{DHW}$  after  $\overline{WE}$  goes inactive. The write control of the MKB4801A disables the data out buffers during the write cycle; however,  $\overline{OE}$  should be used to disable the data out buffers to prevent bus contention between the input data and data that would be output upon completion of the write cycle.