

ML2281, ML2282*, ML2284#, ML2288#

Serial I/O 8-Bit A/D Converters with Multiplexer Options

GENERAL DESCRIPTION

The ML2281 family are 8-bit successive approximation A/D converters with serial I/O and configurable input multiplexers with up to 8 input channels.

All errors of the sample-and-hold, incorporated on the ML2281 family are accounted for in the analog-to-digital converters accuracy specification.

The voltage reference can be externally set to any value between GND and V_{CC} , thus allowing a full conversion over a relatively small voltage span if desired.

The ML2281 family is an enhanced double polysilicon CMOS pin compatible second source for the ADC0831, ADC0832, ADC0834, and ADC0838 A/D converters. The ML2281 series enhancements are faster conversion time, true sample-and-hold function, superior power supply rejection, improved AC common mode rejection, faster digital timing, and lower power dissipation. All parameters are guaranteed over temperature with a power supply voltage of $5V \pm 10\%$.

FEATURES

- Conversion time: 6µs
- Total unadjusted error: ±1/2LSB or ±1LSB
- Sample-and-hold: 375ns acquisition
- 2, 4 or 8-input multiplexer options
- 0 to 5V analog input range with single 5V power supply
- Operates ratiometrically or with up to 5V voltage reference
- No zero or full-scale adjust required
- ML2281 capable of digitizing a 5V, 40kHz sine wave
- Low power: 12.5mW MAX
- Superior pin compatible replacement for ADC0831, ADC0832, ADC0834, and ADC0838
- Analog input protection: 25mA (min) per input
- Now in 8-Pin SOIC Package (ML2281, ML2282)

(* Indicates Part is Obsolete) (# Indicates Part is End Of Life as Of July 1, 2000)



ML2288 (8-Channel SE or 4-Channel Diff Multiplexer) ML2284 (4-Channel SE or 2-Channel Diff Multiplexer) ML2284 (2-Channel SE or 1-Channel Diff Multiplexer)



PIN CONFIGURATION



PIN DESCRIPTION

NAME	FUNCTION	NAME	FUNCTION
V_{CC}	Positive supply. $5V \pm 10\%$	DO	Data out. Digital output which contains result
DGND	Digital ground. 0 volts. All digital inputs and outputs are referenced to this point.		of A/D conversion. The serial data is clocked out on falling edges of CLK.
AGND	Analog ground. The negative reference voltage for A/D converter.	SARS	Successive approximation register status. Digital output which indicates that a conversion is in progress. When SARS goes
CH0-7, V _{IN} +, V _{IN} -	Analog inputs. Digitally selected to be single ended (V_{IN}) or; V_{IN} + or V_{IN} - of a differential input. Analog range = GND $\leq V_{IN} \leq V_{CC}$.		to 1, the sampling window is closed and conversion begins. When SARS goes to 0, conversion is completed. When CS = 1, SARS is in high impedance state.
СОМ	Common reference point for analog inputs. A/D conversion is performed on voltage difference between analog input and this common reference point if single-end conversion is specified.	CLK	Clock. Digital input which clocks data in on DI on rising edges and out on DO on falling edges. Also used to generate clocks for A/D conversion.
V _{REF}	Reference. The positive reference voltage for A/D converter.	DI	Data input. Digital input which contains serial data to program the MUX and channel
SE	Shift enable. Input controls whether LSB first bit stream is shifted out on serial output DO. If $\overline{SE} = 1$, MSB first is shifted out only. If $\overline{SE} = 0$, an MSB first bit stream is shifted out, then a second bit stream with LSB first is shifted out after end of conversion.	CS	assignments. Chip select. Selects the chip for multiplexer and channel assignment and A/D conversion. When $\overline{CS} = 1$, all digital outputs are in high impedance state. When $\overline{CS} = 0$, normal A./D conversion takes place.
V+	Input to the Shunt Regulator.		·

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Current into V+ 15mA
Supply Voltage, V _{CC}
Voltage
Logic Inputs -7 to V _{CC} $+7V$
Analog Inputs–0.3V to V _{CC} +0.3V
Input Current per Pin (Note 1) ±25mA
Storage Temperature –65°C to 150°C
Package Dissipation
at $T_{A} = 25$ °C (Board Mount)

Lead Temperature (Soldering 10 sec.)	
Dual-In-Line Package (Molded)	260°C
Dual-In-Line Package (Ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	

OPERATING CONDITIONS

Supply Voltage, V _{CC}	\dots 4.5V _{DC} to 6.3V _{DC}
Temperature Range (Note 2)	$\dots T_{MIN} \le T_A \le T_{MAX}$
ML2281/2/4/8 BIX	–40°C to 85°C
ML2281/2/4/8 CIX	
ML2281/2/4/8 BCX	0°C to 70°C
ML2281/2/4/8 CCX	

ELECTRICAL CHARACTERISTICS

				ML228XB			ML228XC	•	
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP NOTE 3	MAX	MIN	TYP NOTE 3	MAX	UNITS
ONVERTE	R AND MULTIPLEXE	R CHARACTERISTICS				1			1
	Total Unadjusted Error	$V_{\text{REF}} = V_{\text{CC}} (\text{Notes } 4, 6)$			±1/2			±1	LSB
	Reference Input Resistance	(Notes 4, 7)	10	15	20	10	15	20	kΩ
	Common-Mode Input Range	(Notes 4, 8)	GND 0.05		V _{CC} +0.05	GND 0.05		V _{CC} +0.05	V
	DC Common-Mode Error	Common mode voltage voltage GND to V _{CC/2} (Note 5)		±1/16	±1/4		±1/16	±1/4	LSB
	AC Common-Mode Error	Common mode voltage GND to V _{CC/2} , 0 to 50kHz (Note 5)			±1/4			±1/4	LSB
	DC Power Supply Sensitivity	$V_{CC} = 5V \pm 10\%$ $V_{REF} \le V_{CC} + 0.1V$ (Note 5)		±1/32	±1/4		±1/32	±1/4	LSB
	AC Power Supply Sensitivity	100mV _{P-P} , 25kHz sine on V _{CC} (Note 5)			±1/4			±1/4	LSB
	Change in Zero Error from V _{CC} =5V to Internal Zener Operation	15mA into V+ V _{CC} = N.C. V _{REF} = 5V (Note 5)		±1/2			±1/2		LSB
Vz	Internal Diode Regulated Break- down (at V+)	15mA into V+		6.9			6.9		V
V+	Input Resistance	(Note 4)	20	35		20	35		kΩ

Unless otherwise specified, $T_A = T_{MIN}$ to T_{MAX} , $V_{CC} = V_{REF} = 5V \pm 10\%$, and $f_{CLK} = 1.333$ MHz.

ELECTRICAL CHARACTERISTICS (Continued)

				ML228XB			ML228XC		
SYMBOL	SYMBOL PARAMETER	CONDITIONS	MIN	TYP NOTE 3	МАХ	MIN	TYP NOTE 3	МАХ	UNITS
ONVERTE	R AND MULTIPLEXE	R CHARACTERISTICS (CC	ONTINUE)			11		1
I _{OFF}	Off Channel Leakage Current	On channel = V_{CC} Off channel = $0V$ (Notes 4, 9)	_1			_1			μΑ
		On channel = $0V$ Off channel = V_{CC} (Notes 4, 9)			+1			+1	μΑ
I _{ON}	On Channel Leakage Current	On channel = $0V$ Off channel = V_{CC} (Notes 4, 9)	-1			-1			μΑ
		On channel = V_{CC} Off channel = $0V$ (Notes 4, 9)			+1			+1	μΑ
DIGITAL A	ND DC CHARACTER	ISTICS				1			
V _{IN(1)}	Logical "1″ Input Voltage	(Note 4)	2.0			2.0			V
V _{IN(0)}	Logical "0" Input Voltage	(Note 4)			0.8			0.8	V
I _{IN(1)}	Logical "1" Input Current	$V_{IN} = V_{CC} (Note 4)$			1			1	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$ (Note 4)	–1			-1			μΑ
V _{OUT(1)}	Logical "1" Output Voltage	$I_{OUT} = -2mA$ (Note 4)	4.0			4.0			V
V _{OUT(0)}	Logical "0" Output Voltage	$I_{OUT} = 2mA (Note 4)$			0.4			0.4	V
I _{OUT}	HI-Z Output Current	$V_{OUT} = 0V$ (Note 4) $V_{OUT} = V_{CC}$	_1		1	-1		1	μΑ μΑ
I _{SOURCE}	Output Source Current	$V_{OUT} = 0V$ (Note 4)	-6.5			-6.5			mA
I _{SINK}	Output Sink Current	$V_{OUT} = V_{CC}$ (Note 4)			8.0			8.0	mA
I _{CC}	Supply Current	ML2281, ML2284 ML2288 (Note 4)		1.3	2.5		1.3	2.5	mA
		ML2282 Includes ladder Current (Note 4)		1.8	3.5		1.8	3.5	mA

ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP NOTE 3	МАХ	LIMIT UNITS
C ELECTR	ICAL CHARACTERISTICS	· · · · · · · · · · · · · · · · · · ·		- ļ J		1
f _{CLK}	Clock Frequency	(Note 4)	10		1.333	kHz
t _{ACQ}	Sample-and-Hold Acquisition			1/2		1/f _{CLK}
t _C	Conversion Time	Not including MUX adddressing time		8		1/f _{CLK}
SNR	Signal to Noise Ratio ML2281	$V_{IN} = 40$ kHz, 5V sine. $f_{CLK} = 1.333$ MHz ($f_{SAMPLING} \cup 120$ kHz). Noise is sum of all nonfundamental components up to 1/2 of $f_{SAMPLING}$ (Note 11)		47		dB
THD	Total Harmonic Distortion ML2281	V_{IN} = 40kHz, 5V sine. f_{CLK} = 1.333MHz ($f_{SAMPLING} \cup$ 120kHz). THD is sum of 2, 3, 4, 5 harmonics relative to fundamental (Note 11)		-60		dB
IMD	Intermodulation Distortion ML2281	$ \begin{array}{l} V_{IN} = f_A + f_B, f_A = 40 \text{kHz}, 2.5 \text{V sine.} \\ f_B = 39.8 \text{kHz}, 2.5 \text{V sine}, f_{CLK} = 1.333 \text{MHz} \\ (f_{SAMPLING} \cup 120 \text{kHz}). IMD \text{is} (f_A + f_B), \\ (f_A - f_B), (2f_A + f_B), (2f_A - f_B), (f_A + 2f_B), \\ (f_A - 2f_B) \text{relative to fundamental (Note 11)} \end{array} $		-60		dB
	Clock Duty Cycle	(Notes 4, 10)	40		60	%
t _{SET-UP}	CS Falling Edge or Data Input Valid to CLK Rising Edge	(Note 4)	130			ns
t _{HOLD}	Data Input Valid after CLK Rising Edge	(Note 4)	80			ns
t _{PD1} , t _{PD0}	CLK Falling Edge to Output Data Valid	C _L = 100pF (Note 4 & 12) Data MSB first Data LSB first		90 50	200 110	ns ns
t _{1H} , t _{0H}	Rising Edge of CS to Data Output and SARS Hi-Z	$C_L = 10 pF$, $R_L = 10k$ (see high impedance test circuits) (Note 5)		40	90	ns
		$C_{L} = 100 \text{pF}, R_{L} = 2 \text{k} (\text{Note 4})$		80	160	ns
C _{IN}	Capacitance of Logic Input			5		pF
C _{OUT}	Capacitance of Logic Outputs			5		pF

Note 1: When the input voltage (V_{IN}) at any pin exceeds the power supply rails ($V_{IN} < GND$ or $V_{IN} > V_{CC}$) the absolute value of current at that pin should be limited to 25mA or less.

Note 2: 0°C to 70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 3: Typicals are parametric norm at 25°C.

Note 4: Parameter guaranteed and 100% production tested.

Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.

Note 6: Total unadjusted error includes offset, full-scale, linearity, multiplexer and sample-and-hold errors.

Note 7: Cannot be tested for ML2282.

Note 8: For V_{IN}- ⊕ V_{IN}+ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50mV forward bias of either diode. This means that as long as the analog V_{IN} or V_{REF} does not exceed the supply voltage by more than 50mV, the output code will be correct. To achieve an absolute 0V to 5V input voltage range will therefore require a minimum supply voltage of 4.950V_{DC} over temperature variations, initial tolerance and loading.

Note 9: Leakage current is measured with the clock not switching.

Note 10: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum time the clock is high or the minimum time the clock is low must be at least 300ns. The maximum time the clock can be high or low is 60µs.

Note 11: Because of multiplexer addressing, test conditions for the ML2282 would be V_{IN} = 34kHz, 5V sine ($f_{SAMPLING} \cup 102kHz$); ML2284 V_{IN} = 32kHz, 5V sine ($f_{SAMPLING} \cup 95kHz$); ML2288 V_{IN} = 30kHz, 5V sine ($f_{SAMPLING} \cup 95kHz$); ML2288 V_{IN} = 30kHz, 5V sine ($f_{SAMPLING} \cup 95kHz$); ML2288 V_{IN} = 30kHz, 5V sine ($f_{SAMPLING} \cup 89kHz$).

Note 12: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see Block Diagram) to allow for comparator response time.



Figure 1. High Impedance Test Circuits and Waveforms



Data Output Timing



ML2281 Start Conversion Timing











Figure 2. Timing Diagrams (Continued)



Figure 3. Linearity Error vs f_{CLK}



Figure 4. Linearity Error vs V_{REF} Voltage



Figure 5. Unadjusted Offset Error vs V_{REF} Voltage



*SOME OF THESE FUNCTIONS/PINS ARE NOT AVAILABLE WITH OTHER OPTIONS.

NOTE 1: FOR THE ML2284 DI IS INPUT DIRECTLY TO THE D INPUT OF SELECT 1. SELECT 0 IS FORCED TO A "1". FOR THE ML2282, DI IS INPUT DIRECTLY TO THE D INPUT OF ODD/SIGN. SELECT 0 IS FORCED TO A "1" AND SELECT 1 IS FORCED TO A "0".

Figure 6. ML2288 Functional Block Diagram

FUNCTIONAL DESCRIPTION

MULTIPLEXER ADDRESSING

The design of these converters utilizes a sample data comparator structure which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input, the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software configurable single ended, differential, or pseudo differential options. The pseudo differential option will convert the difference between the voltage at any analog input and a common terminal. One converter package can now accommodate ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be enabled and whether this input is single ended or differential. In the differential case, it also assigns the polarity of the analog channels. Differential inputs are restricted to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a differentially with any other channel. In addition to selecting the differential mode, the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is illustrated by the MUX addressing codes shown in Tables 1, 2, and 3.

The MUX address is shifted into the converter via the DI input. Since the ML2281 contains only one differential input channel with a fixed polarity assignment, it does not require addressing.

The common input line on the ML2288 can be used as a pseudo differential input. In this mode, the voltage on the COM pin is treated as the "–" input for any of the other input channels. This voltage does not have to be analog ground; it can be any reference potential which is common to all of the inputs. This feature is most useful in single supply applications where the analog circuitry may be biased at a potential other than ground and the output signals are all referred to this potential.

Since the input configuration is under software control, it can be modified, as required, at each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. Figure 7 illustrates these different input modes.

SINGLE-ENDED MUX MODE

Μ	AN	ALC	DG S	INC	ile-f	ND	ED (СНА	NNEL#			
SGL/	ODD/	SEL	ect									
DIF	SIGN	1	0	0	1	2	3	4	5	6	7	СОМ
1	0	0	0	+								_
1	0	0	1			+						-
1	0	1	0					+				-
1	0	1	1							+		-
1	1	0	0		+							-
1	1	0	1				+					-
1	1	1	0						+			-
1	1	1	1								+	_

DIFFERENTIAL MUX MODE

М	MUX ADDRESS							FFER L-PA		AL	
SGL/	ODD/	SEL	ect	()	1	1	4	2		3
DIF	SIGN	1	0	0	1	2	3	4	5	6	7
0	0	0	0	+	-						
0	0	0	1			+	-				
0	0	1	0					+	-		
0	0	1	1							+	_
0	1	0	0	_	+						
0	1	0	1			_	+				
0	1	1	0					_	+		
0	1	1	1							_	+

Table 1. ML2288 MUX Addressing 8 Single-Ended or 4 Differential Channels

SINGLE-ENDED MUX MODE

М	UX ADD	RESS		CHAN	NEL#	_
SGL/	ODD/	SELECT				
DIF	SIGN	1	0	1	2	3
1	0	0	+			
1	0	1			+	
1	1	0		+		
1	1	1				+

COM is internally tied to AGND

DIFFERENTIAL MUX MODE

MUX ADDRESS				CHAN	NEL#	
SGL/	ODD/	SELECT				
DIF	SIGN	1	0	1	2	3
0	0	0	+	-		
0	0	1			+	_
0	1	0	_	+		
0	1	1			-	+

Table 2. ML2284 MUX Addressing 4 Single-Ended or 2 Differential Channel

SINGLE-ENDED MUX MODE

MUX A	DDRESS	CHAN	INEL#
SGL/DIF	ODD/SIGN	0	1
1	0	+	
1	1		+

DIFFERENTIAL MUX MODE

MUX A	DDRESS	CHANNEL#		
SGL/DIF	ODD/SIGN	0	1	
0	0	+	_	
0	1	_	+	

Table 3. ML2282 MUX Addressing 2 Single-Ended or 1 Differential Channel



8 Pseudo-Differential



COM (-)



Figure 7. Analog Input Multiplexer Functional Options for ML2288

DIGITAL INTERFACE

The block diagram and timing diagrams in Figures 2-5 illustrate how a conversion sequence is performed.

A conversion is initiated when \overline{CS} is pulsed low. This line must me held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.

A clock is applied to the CLK input. On each rising edge of the clock, the data on DI is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on the DI input (all leading edge zeros are ignored). After the start bit, the device clocks in the next 2 to 4 bits for the MUX assignment word.

When the start bit has been shifted into the start location of the MUX register, the input channel has been assigned and a conversion is about to begin. An interval of 1/2 clock period is used for sample & hold settling through the selected MUX channels. The SAR status output goes high at this time to signal that a conversion is now in progress and the DI input is ignored.

The DO output comes out of High impedance and provides a leading zero for this one clock period.

When the conversion begins, the output of the comparator, which indicates whether the analog input is greater than or less than each successive voltage from the internal DAC, appears at the DO output on each falling edge of the clock. This data is the result of the conversion being shifted out (with MSB coming first) and can be read by external logic or μ P immediately.

After 8 clock periods, the conversion is completed. The SAR status line returns low to indicate this 1/2 clock cycle later.

The serial data is always shifted out MSB first during the conversion. After the conversion has been completed, the data can be shifted out a second time with LSB first, depending on level of \overline{SE} input. For the case of ML2288, if $\overline{SE} = 1$, the data is shifted out MSB first during the conversion only. If \overline{SE} is brought low before the end of conversion (which is signalled by the high to low transition of SARS), the data is shifted out again immediately after the end of conversion; this time LSB first. If \overline{SE} is brought low after end of conversion, the LSB first data is shifted out on falling edges of clock after \overline{SE} goes low. For ML2282 and 2284, \overline{SE} is internally tied low, so data is shifted out MSB first, then shifted out a second time LSB first at end of conversion. For ML2281, \overline{SE} is internally tied high, so data is shifted out only once MSB first.

All internal registers are cleared when the \overline{CS} input is high. If another conversion is desired, \overline{CS} must make a high to low transition followed by address information.

The DI input and DO output can be tied together and controlled through a bidirectional μ P I/O bit with one connection. This is possible because the DI input is only latched in during the MUX addressing interval while the DO output is still in the high impedance state.

REFERENCE

The voltage applied to the reference input to these converters defines the voltage span of the analog input (the difference between $V_{\rm IN\,MAX}$ and $V_{\rm IN\,MIN}$) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected

to a voltage source capable of driving the reference input resistance, typically 10k. This pin is the top of a resistor divider string used for the successive approximation conversion.

In a ratiometric system, the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC}. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quire small to allow direct conversion of inputs with less than 5V of voltage span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter.

ANALOG INPUTS AND SAMPLE/HOLD

An important feature of the ML2281 family of devices is that they can be located at the source of the analog signal and then communicate with a controlling μ P with just a few wires. This avoids bussing the analog inputs long distances and thus reduces noise pickup on these analog lines. However, in some cases, the analog inputs have a large common mode voltage or even some noise present along with the valid analog signal.

The differential input of these converters reduces the effects of common mode input noise. Thus, if a common mode voltage is present on both "+" and "-" inputs, such as 60Hz, the converter will reject this common mode voltage since it only converts the difference between "+" and "-" inputs.

The ML2281 family have a true sample and hold circuit which samples both "+" and "-" inputs simultaneously. This simultaneous sampling with a true S/H will give common mode rejection and AC linearity performance that is superior to devices where the two input terminals are not sampled at the same instant and where true sample and hold capability does not exist. Thus, the ML2281 family of devices can reject AC common mode signals from DC-50kHz as well as maintain linearity for signals from DC-50kHz. The signal at the analog input is sampled during the interval when the sampling switch is closed prior to conversion start. The sampling window (S/H acquisition time) is 1/2 CLK period wide and occurs 1/2 CLK period before DO goes from high impedance to active low state. When the sampling switch closes at the start of the S/H acquisition time, 8pF of capacitance is thrown onto the analog input. 1/2 CLK period later, the sampling switch is opened and the signal present at the analog input is stored. Any error on the analog input at the end of the S/H acquisition time will cause additional conversion error. Care should be taken to allow adequate charging or settling time from the source. If more charging or settling time is needed to reduce these analog input errors, a longer CLK period can be used.

The ML2281X family has improved latchup immunity. Each analog input has dual diodes to the supply rails, and a minimum of ± 25 mA (± 100 mA typically) can be injected into each analog input without causing latchup.

DYNAMIC PERFORMANCE

Signal-to-Noise-Ratio

Signal-to-noise ration (SNR) is the measured signal-to-noise at the output of the converter. The signal is the RMS magnitude of the fundamental. Noise is the RMS sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$SNR = (6.02N + 1.76)dB$$

where N is the number of bits. Thus for ideal 8-bit converter, SNR = 49.92dB.

Harmonic Distortion

Harmonic distortion is the ratio of the RMS sum of harmonics to the fundamental. Total harmonic distortion (THD) of the ML2281 Series is defined as

THD = 20 log
$$\frac{\left(V_2^2 + V_3^2 + V_4^2 + V_5^2\right)}{V_1}$$

where V_1 is the RMS amplitude of the fundamental and V_2 , V_3 , V_4 , V_5 are the RMS amplitudes of the individual harmonics.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, f_A and f_B , any active device with nonlinearities will create distortion products, of order (m + n), at sum and difference frequencies of m f_A + n f_B , where m, n = 0, 1, 2, 3... Intermodulation terms are those for which m or n is not equal to zero. The (IMD) intermodulation distortion specification includes the second order terms ($f_A + f_B$) and ($f_A - f_B$) and the third order terms ($2f_A + f_B$), ($2f_A - f_B$), ($f_A + 2f_B$) and ($f_A - 2f_B$) only.

ZERO ERROR ADJUSTMENT

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{IN\ MIN}$ is not ground, a zero offset can be done. The converter can be made to output 00000000 digital code for this minimum input voltage by biasing any V_{IN} - input at this $V_{IN\ MIN}$ value. This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V_{IN}- input and applying a small magnitude positive voltage to the V_{IN}+ input. Zero error is the difference between the actual DC input voltage which is necessary to just cause an output digital code transition from 00000000 to 00000001 and the ideal 1/2 LSB value (1/2 LSB = 9.8mV for V_{REF} = 5.000V_{DC}).

FULL-SCALE ADJUSTMENT

The full-scale adjustment can be made by applying a differential input voltage which is 1-1/2 LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input or V_{CC} for a digital output code which is just changing from 1111110 to 1111111.

ADJUSTMENT FOR AN ARBITRARY ANALOG INPUT VOLTAGE RANGE

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN}+ voltage which equals this desired zero reference plus 1/2 LSB

(where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00000000 to 00000001 code transition.

The full-scale adjustment should be made by forcing a voltage to the V_{IN} + input which is given be:

$$V_{IN}$$
 + fs adjust = $V_{MAX} - 1.5 \times \left[\frac{(V_{MAX} - V_{MIN})}{256}\right]$

where V_{MAX} = high end of the analog input range

 V_{MIN} = low end (offset zero) of the analog range The V_{REF} or V_{CC} voltage is then adjusted to provide a code change from 11111110 to 11111111.

SHUNT REGULATOR

A unique feature of ML2288 and ML2284 is the inclusion of a shunt regulator connected from V+ terminal to ground which also connects to the V_{CC} terminal (which is the actual converter supply) through a silicon diode as shown in Figure 8. When the regulator is turned on, the V+ voltage is clamped at $11V_{BE}$ set by the internal resistor ratio. The typical I-V of the shunt regulator is shown in Figure 9. It should be noted that before V+ voltage is high enough to turn on the shunt regulator (which occurs at about 5.5V), $35k\Omega$ resistance is observed between V+ and GND. When the shunt regulator is not used, V+ pin should be either left floating or tied to GND. The temperature coefficient of the regulator is $-22mV/^{\circ}C$.



Figure 8. Shunt Regulator



Figure 9. I-V Characteristic of the Shunt Regulator

APPLICATIONS





I	MNEMONIC	INSTRUCTION		
START	ANL MOV MOV	P1, #0F7H B, #5 A, #ADDR	;Select A/D (CS = 0) ;Bit counter	
LOOP 1:	RRC JC	a One	;CY	
ZERO:	anl Sjmp	P1, #0FEH CONT	;DI ℜ 0 ;CONTINUE ;BIT = 1	
ONE:	ORL	P1, #1	;D1 % 1	
CONT:	ACALL DJNZ ACALL MOV	PULSE B, LOOP 1 PULSE B, #8	;PULSE SK 0 ◆ 1 ◆ 0 ;Continue until done ;Extra clock for sync ;Bit counter ℜ 8	
LOOP 2:	ACALL MOV RRC RRC MOV RLC	PULSE A, P1 A A, C A	;PULSE SK 0 ◆ 1 ◆ 0 ;CY ℜ DO ;A ℜ RESULT ;A(0) BIT ℜ AND SHIFT α \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$	
	MOV DJNZ	C, A B, LOOP 2	;C ℜ RESULT ;Continue until done	
RETI			;PULSE SUBROUTINE	
PULSE:	orl Nop Anl Ret	P1, #04 P1, #0FBH	;SK	

APPLICATIONS (Continued)



ML2288 "Stand-Alone" or Evaluation Circuit



Low-Cost Remote Temperature Sensor

APPLICATIONS (Continued)





DIFFERENTIAL INPUTS CONSTANT WITH CHANGES IN REFERENCE TEMPERATURE (T_{REF})



APPLICATIONS (Continued)





Obtaining 9-Bit Resolution



Protecting the Input



Operating with Ratiometric Transducers

Span Adjust: $0V \le V_{IN} \le 3V$

APPLICATIONS (Continued)









APPLICATIONS (Continued)



Sampling Rate 111kHz, Data Rate 1.33MHz



Interfacing ML2281 to TMS320 Series

PHYSICAL DIMMENSIONS inches (millimeters)





PHYSICAL DIMMENSIONS inches (millimeters)



PHYSICAL DIMMENSIONS inches (millimeters)



ORDERING INFORMATION

PART NUMBER	ALTERNATE PART NUMBER	TOTAL UNADJUSTED ERROR	TEMPERATURE RANGE	PACKAGE
SINGLE ANALOG INPUT, 8-PI	N PACKAGE			
ML2281BIP (Obsolete) ML2281BCP ML2281BCS (Obsolete	ADC0831CCN ADC0831BCN	±1/2 LSB	-40°C to 85°C 0°C to 70°C 0°C to 70°C	Plastic DIP (P08) Molded DIP (P08) Plastic SOIC (S08)
ML2281CIP (End of Life) ML2281CCP (End of Life) ML2281CCS (End of Life)	ADC0831BCN ADC0831CCN —	±1 LSB	-40°C to 85°C 0°C to 70°C 0°C to 70°C	Plastic DIP (P08) Molded DIP (P08) Plastic SOIC (S08)
WO ANALOG INPUTS, 8-PIN	PACKAGE			
ML2282BIP (Obsolete) ML2282BCP (Obsolete) ML2282BCS (Obsolete)	ADC0832CCN ADC0832BCN —	±1/2 LSB	-40°C to 85°C 0°C to 70°C 0°C to 70°C	Plastic DIP (P08) Molded DIP (P08) Plastic SOIC (S08)
ML2282CIP (Obsolete) ML2282CCP (Obsolete) ML2282CCS (Obsolete)	ADC0832BCN ADC0832CCN —	±1 LSB	-40°C to 85°C 0°C to 70°C 0°C to 70°C	Plastic DIP (P08) Molded DIP (P08) Plastic SOIC (S08)
OUR ANALOG INPUTS, 14-P	IN PACKAGE			
ML2284BIP (Obsolete) ML2284BCP (Obsolete) ML2284BCS (Obsolete)	ADC0834CCN ADC0834BCN —	±1/2 LSB	-40°C to 85°C 0°C to 70°C 0°C to 70°C	Plastic DIP (P14) Molded DIP (P14) Plastic SOIC (S14)
ML2284CIP (Obsolete) ML2284CCP (End of Life) ML2284CCS (Obsolete)	ADC0834BCN ADC0834CCN	±1 LSB	-40°C to 85°C 0°C to 70°C 0°C to 70°C	Plastic DIP (P14) Molded DIP (P14) Plastic SOIC (S14)
GIGHT ANALOG INPUTS, 20-P	PIN PACKAGE			
ML2288BIP (Obsolete) ML2288BCP (Obsolete) ML2288BCQ (Obsolete)	ADC0838CCN ADC0838BCN ADC0838BCV	±1/2 LSB	-40°C to 85°C 0°C to 70°C 0°C to 70°C	Plastic DIP (P20) Molded DIP (P20) Molded PCC (Q20
ML2288CIP (Obsolete) ML2288CCP (Obsolete) ML2288CCQ (End of Life)	ADC0838CCN ADC0838CCN ADC0838CCV	±1 LSB	-40°C to 85°C 0°C to 70°C 0°C to 70°C	Plastic DIP (P20) Molded DIP (P20) Molded PCC (Q20

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

© 2000 Fairchild Semiconductor Corporation