MM54C08/MM74C08 Quad 2-Input AND Gate

General Description

Employing complementary MOS (CMOS) transistors to achieve wide power supply operating range, low power consumption and high noise margin, these gates provide basic functions used in the implementation of digital integrated circuit systems. The N and P-channel enhancement mode transistors provide a symmetrical circuit with output swing essentially equal to the supply voltage. No dc power other than that caused by leakage current is consumed during static condition. All inputs are protected from damage due to static discharge by diode clamps to $V_{\rm CC}$ and GND.

Features

■ Wide supply voltage range

3.0V to 15V

■ Guaranteed noise margin

1.0 V

■ High noise immunity

0.45 V_{CC} (typ.)


Low power TTL compatibility fan out of 2 driving 74L

Low power consumption

10 nW/package (typ.)

Connection Diagrams

MM54C08/MM74C08



Truth Tables

MM54C08/MM74C08

INPUTS		OUTPUT		
Α	В	Y		
L	L	L		
L	н	L		
Н	L	L		
Н	Н	н		

H = High Level L= Low Level

Absolute Maximum Ratings (Note 1)

Voltage at Any Pin -0.3V to $V_{CC} + 0.3V$

Operating Temperature Range

 MM54C08, MM54C86
 −55°C to +125°C

 MM74C08, MM74C86
 −40°C to +85°C

 Storage Temperature Range
 −65°C to +150°C

 Package Dissipation
 500 mW

 Operating V_{CC} Range
 3.0V to 15V

 Absolute Maximum V_{CC}
 18V

DC Electrical Characteristics

Lead Temperature (Soldering, 10 seconds)

Min/max limits apply across the guaranteed temperature range, unless otherwise noted.

	Parameter	Conditions	Min.	Тур.	Max.	Unite
	CMOS to CMOS				•	*
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5.0 V V _{CC} = 10 V	3.5 8.0			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5.0 V V _{CC} = 10 V			1.5 2.0	V V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5.0 \text{ V}, I_{O} = -10 \mu\text{A}$ $V_{CC} = 10 \text{ V}, I_{O} = -10 \mu\text{A}$	4.5 9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5.0 \text{ V}, I_{O} = +10 \mu\text{A}$ $V_{CC} = 10 \text{ V}, I_{O} = +10 \mu\text{A}$	α		0.5 1.0	V
(IN(1)	Logical "1" Input Current	$V_{CC} = 15 \text{ V}, V_{IN} = 15 \text{ V}$		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current .	$V_{CC} = 15 V, V_{IN} = 0 V$	-1.0	-0.005		μΑ
Icc	Supply Current	V _{CC} = 15 V		0.01	15	μΑ
	CMOS/LPTTL Interface					
V _{IN(1)}	Logical "1" Input Voltage	54C, V _{CC} = 4.5 V 74C, V _{CC} = 4.75 V	V _{CC} - 1.5 V _{CC} - 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V			0.8 0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	54C, $V_{CC} = 4.5V$, $I_{O} = -360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_{O} = -360 \mu A$	2.4 2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	54C, $V_{CC} = 4.5V$, $I_{O} = +360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_{O} = +360 \mu A$			0.4 0.4	V
	Output Drive (See 54C/74C Fa	mily Characteristics Data Sheet) (short circuit	current)		
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 5.0 \text{ V}, V_{OUT} = 0 \text{ V}$ $T_A = 25^{\circ}\text{C}$	- 1.75	-3.3		mA
ISOURCE	Output Source Current (P-Channel)	V _{CC} = 10 V, V _{OUT} = 0 V T _A = 25°C	-8.0	15		mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 5.0 \text{V}, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}\text{C}$	1.75	3.6		mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 10 \text{ V}, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}\text{C}$	8.0	16		m#

300°C

AC Electrical Characteristics

(MM54C08/MM74C08) $T_A = 25$ °C, $C_L = 50$ pF, unless otherwise specified.


	Parameter	Conditions	Min.	Тур.	Max.	Units	
t _{pd0} , t _{pd1}	Propagation Delay Time to	V _{CC} = 5.0V V _{CC} = 10V		80 40	140 70	ns ns	
CIN	Input Capacitance	(Note 2)		5.0		pF	
C _{PD}	Power Dissipation Capacitance	(Note 3) Per Gate		14		pF	1

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note — AN-90.

Typical Performance Characteristics



AC Test Circuits



NOTE: DELAYS MEASURED WITH INPUT t, t = 20 ns

Switching Time Waveforms

