National Semiconductor

MM54C30/MM74C30 8-Input NAND Gate

General Description

The logic gate employs complementary MOS (CMOS) to achieve wide power supply operating range, low power consumption and high noise immunity. Function and pin out compatibility with series 54/74 devices minimizes design time for those designers familiar with the standard 54/74 logic family.

All inputs are protected from damage due to static discharge by diode clamps to V_{CC} and GND.

Features

Low power

- Wide supply voltage range 3.0V to 15V
- Guaranteed noise margin 1.0V
- High noise immunity 0.45 V_{CC} (typ.)
 - fan out of 2 **TTL compatibility** driving 74L

Logic and Connection Diagrams





TOP VIEW

Absolute Maximum Ratings (Note 1)

| Voltage at Any Pin | -0.3 V to V _{CC} + 0.3 V |
|--|-----------------------------------|
| Operating Temperature Range | |
| MM54C30 | -55°C to +125°C |
| MM74C30 | -40°C to +85°C |
| Storage Temperature Range | -65°C to +150°C |
| Package Dissipation | 500 mW |
| Operating V _{CC} Range | 3.0V to 15V |
| Absolute Maximum V _{CC} | 18V |
| Lead Temperature (Soldering, 10 seconds) | 300°C |

DC Electrical Characteristics Min/max limits apply across temperature range unless otherwise noted.

| | Parameter | Conditions | Min. | Тур. | Max. | Units | | | |
|--|--------------------------------------|---|--|--------|------------|--------|--|--|--|
| | CMOS to CMOS | | | | | | | | |
| V _{IN(1)} | Logical "1" Input Voltage | $V_{CC} = 5.0V$ $V_{CC} = 10V$ | 3.5 8.0 | | | V V | | | |
| V _{IN(0)} | Logical "0" Input Voltage | $V_{CC} = 5.0V$ $V_{CC} = 10V$ | | | 1.5 2.0 | v v | | | |
| V _{OUT(1)} | Logical "1" Output Voltage | $V_{CC} = 5.0 V$, $I_0 = -10 \mu A$ $V_{CC} = 10 V$, $I_0 = -10 \mu A$ | 4.5 9.0 | | | v v | | | |
| V _{OUT(0)} | Logical "0" Output Voltage | $V_{CC} = 5.0V, I_0 = +10 \mu A$ $V_{CC} = 10V, I_0 = +10 \mu A$ | | | 0.5 1.0 | v v | | | |
| I _{IN(1)} | Logical "1" Input Current | $V_{CC} = 15 V, V_{IN} = 15 V$ | | 0.005 | 1.0 | μA | | | |
| IIN(O) | Logical "0" Input Current | $V_{CC} = 15V, V_{IN} = 0V$ | - 1.0 | -0.005 | | μA | | | |
| lcc | Supply Current | $V_{CC} = 15V$ | | 0.01 | 15 | μA | | | |
| | CMOS/LPTTL Interface | | | | | | | | |
| V _{IN(1)} | Logical "1" Input Voltage | 54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V | V _{CC} - 1.5 V _{CC} - 1.5 | | | V V | | | |
| V _{IN(0)} | Logical "0" Input Voltage | 54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V | | | 0.8 0.8 | v v | | | |
| V _{OUT(1)} | Logical "1" Output Voltage | 54C, $V_{CC} = 4.5V$, $I_O = -360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_O = -360 \mu A$ | 2.4 2.4 | | | v v | | | |
| V _{OUT(0)} | Logical "0" Output Voltage | 54C, $V_{CC} = 4.5$ V, $I_O = 360 \mu A$ 74C, $V_{CC} = 4.75$ V, $I_O = 360 \mu A$ | | | 0.4 0.4 | v v | | | |
| Output Drive (See 54C/74C Family Characteristics Data Sheet) (short circuit current) | | | | | | | | | |
| ISOURCE | Output Source Current (P-Channel) | $V_{CC} = 5.0V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$ | - 1.75 | -3.3 | | mA | | | |
| ISOURCE | Output Source Current (P-Channel) | $V_{CC} = 10 V, V_{OUT} = 0 V$ $T_A = 25^{\circ}C$ | -8.0 | - 15 | | mA | | | |
| Isink | Output Sink Current (N-Channel) | $V_{CC} = 5.0 V, V_{OUT} = V_{CC}$ $T_A = 25 C$ | 1.75 | 3.6 | | mA | | | |
| ISINK | Output Sink Current (N-Channel) | $V_{CC} = 10 V$, $V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$ | 8.0 | 16 | | mA | | | |

AC Electrical Characteristics

 $T_A = 25^{\circ}C$, $C_L = 50 \text{ pF}$, unless otherwise specified.

| | Parameter | Conditions | | Min. | Тур. | Max. | Units |
|-----------------|--|----------------------------------|------|------|-----------|-----------|----------|
| t _{pd} | Propagation Delay Time to Logical "1" or "0" | $V_{CC} = 5.0 V$ $V_{CC} = 10 V$ | | | 125 55 | 180 90 | ns ns |
| CIN | Input Capacitance | (Note 2) | | | 4.0 | | pF |
| CPD | Power Dissipation Capacitance | (Note 3) Per Gate | - X- | | 26 | | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note — AN-90.

Typical Performance Characteristics



Switching Time Waveforms





NOTE: DELAYS MEASURED WITH INPUT t,, t, = 20 ns.

