# National Semiconductor

## MM54C73/MM74C73/MM54C76/MM74C76/MM54C107 MM74C107 Dual J-K Flip-Flops with Clear and Preset

### **General Description**

These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N-and P-channel enhancement transistors. Each flip-flop has independent J, K, clock and clear inputs and Q and Q outputs. The MM54C76/MM74C76 flip flops also include preset inputs and are supplied in 16 pin packages. These flip-flops are edge sensitive to the clock input and change state on the negative going transition of the clock pulses. Clear or preset is independent of the clock and is accomplished by a low level on the respective input.

### Features

- Supply voltage range
- Tenth power TTL compatible
- drive 2 LPTTL loads

Low power

High noise immunity

Medium speed operation

### Applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics

0.45 V<sub>CC</sub> (typ.)

50 nW (typ.)

10 MHz (typ.)

with 10V supply

- Remote metering
- Computers

### Logic and Connection Diagrams



- 3V to 15V

### **Absolute Maximum Ratings**

Voltage at Any Pin (Note 1)	-0.3 V to V <sub>CC</sub> + 0.3 V
Operating Temperature Range	
MM54CXX	–55°C to 125°C
MM74CXX	-40°C to +85°C
Storage Temperature	-65°C to 150°C
Package Dissipation	500 mW
Lead Temperature (Soldering, 10 s	econds) 300°C
Operating V <sub>CC</sub> Range	+3V to 15V

### DC Electrical Characteristics Min/max limits apply across temperature range unless otherwise noted.

	Parameter	Conditions	Min.	Тур.	Max.	Units
	CMOS to CMOS	· · · · · · · · · · · · · · · · · · ·				
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	3.5 8.0			V V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	(	ž	1.5 2.0	v v
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V	4.5 9.0			v v
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V <sub>CC</sub> = 5.0 V V <sub>CC</sub> = 10 V			0.5 1.0	v v
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>CC</sub> = 15.0 V			1.0	μA
IIN(0)	Logical "0" Input Current	$V_{CC} = 15.0 V$	1.0			μA
Icc	Supply Current	$V_{CC} = 15.0 V$		0.050	60	μA
	Low Power TTL to CMOS Inte	rface				
V <sub>IN(1)</sub>	Logical "1" Input Voltage	54C, $V_{CC} = 4.5V$ 74C, $V_{CC} = 4.75V$	V <sub>CC</sub> - 1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	54C, V <sub>CC</sub> = 4.5V 74C, V <sub>CC</sub> = 4.75V			0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	54C, $V_{CC} = 4.5 V$ , $I_0 = -360 \mu A$ 74C, $V_{CC} = 4.75 V$ , $I_0 = -360 \mu A$	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	54C, $V_{CC} = 4.5 \text{ V}$ , $I_0 = 360 \mu \text{A}$ 74C, $V_{CC} = 4.75 \text{ V}$ , $I_0 = 360 \mu \text{A}$			0.4	V
	Output Drive (See 54C/74C Fa	mily Characteristics Data Sheet) (	short circuit	current)		-
ISOURCE	Output Source Current	$V_{CC} = 5.0V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	- 1.75			mA
ISOURCE	Output Source Current	$V_{CC} = 10 V, V_{IN(0)} = 0 V$ $T_A = 25^{\circ}C, V_{OUT} = 0 V$	-8.0			mA
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 5.0V, V_{IN(1)} = 5.0V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	1.75			mA
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 10 V, V_{IN(1)} = 10 V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	8.0			mA

# MM54C73/MM74C73, MM54C76/MM74C MM54C107/MM74C

<b>AC Electrical Characteristics</b> $T_A = 25^{\circ}C$ , $C_L = 50 \text{ pF}$ , unless otherwise noted.						
	Parameter	Conditions	Min.	Тур.	Max.	Units
CIN	Input Capacitance	Any Input		5		pF
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Q or Q	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		180 70	300 110	ns ns
t <sub>pd0</sub>	Propagation Delay Time to a Logical "0" from Preset or Clear	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		200 80	300 130	ns ns
t <sub>pd</sub>	Propagation Delay Time to a Logical "1" from Preset or Clear	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		200 80	300 130	ns ns
ts	Time Prior to Clock Pulse that Data must be Present	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		110 45.	175 70	ns ns
t <sub>H</sub>	Time after Clock Pulse that J and K must be Held	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		-40 -20	0 0	ns ns
t <sub>PW</sub>	Minimum Clock Pulse Width t <sub>WL</sub> = t <sub>WH</sub>	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		120 50	190 80	ns ns
t <sub>PW</sub>	Minimum Preset and Clear Pulse Width	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		90 40	130 60	ns ns
f <sub>MAX</sub>	Maximum Toggle Frequency	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	2.5 7.0	4.0 11.0		MHz MHz
t <sub>r</sub> , t <sub>f</sub>	Clock Pulse Rise and Fall Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$			15 5	μs μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note - AN-90.

### **AC Test Circuit**



### **Truth Table**

	tn		t <sub>n+1</sub>
	J	к	Q
	0	0	0_n 0
	0	1	0
1	1	0	1
	1	1	ā,

to = bit time before clock pulse.  $t_{n+1} \approx bit time after clock pulse.$ 

Preset	Clear	Qn	ā,
0	0	0	0
0	1	1	0
1	0	0	1
1	1	•0	٠Ō

\* No change in output from previous state.



1-27