National Semiconductor

MM54C74/MM74C74 Dual D Flip-Flop

General Description

The MM54C74/MM74C74 dual D flip flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors, Each flip flop has independent data, preset, clear and clock inputs and Q and \overline{Q} outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. Preset or clear is independent of the clock and accomplished by a low level at the preset or clear input.

Features

- Supply voltage range
- Tenth power TTL compatible

- High noise immunity
- . Low power
- Medium speed operation

0.45 V_{CC} (typ)

10 MHz (typ)

with 10V supply

50 nW (typ)

Applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial electronics
- Remote metering
- Computers



PRESE

3V to 15V

drive 2LPT²L loads









Preset	Clear	Qn	ō,
0	0	0	0
0	1	1	0
1	0	0	1
1	1	•0,	⁺ō'n

No change in output from previous state.



O TO INTERNAL CIRCUIT

INPUT PROTECTION

Absolute Maximum Ratings

Voltage at Any Pin (Note 1)	-0.3V to V _{CC} + 0.3V
Operating Temperature Range	
MM54C74	~55°C to 125°C
MM74C74	-40°C to +85°C
Storage Temperature	-65°C to 150°C
Package Dissipation	500 mW
Lead Temperature (Soldering, 10:	seconds) 300°C
Operating V _{CC} Range	+3V to +15V

DC Electrical Characteristics

Min/max limits apply across temperature range unless otherwise specified.

	Parameter	Conditions	Min.	Тур.	Max.	Units
	CMOS to CMOS	•	••••••••••			
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	3.5 8.0			V V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$			1.5 2.0	v v
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	4.5 9.0			v v
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$			0.5 1.0	v v
I _{IN(1)}	Logical "1" Input Current	$V_{CC} = 15.0 V$			1.0	μA
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15.0 V$	- 1.0			μA
Icc	Supply Current	$V_{CC} = 15.0 V$		0.05	60	μA
	Low Power TTL/CMOS Interfa	Ce				
V _{IN(1)}	Logical "1" Input Voltage	54C, $V_{CC} = 4.5 V$ 74C, $V_{CC} = 4.75 V$	V _{CC} – 1.5		-	
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.75V 74C, V _{CC} = 4.75V			0.8	v
V _{OUT(1)}	Logical "1" Output Voltage	54C, $V_{CC} = 4.5 V$, $I_D = -360 \mu A$ 74C, $V_{CC} = 4.75 V$, $I_D = -360 \mu A$	2.4			v
V _{OUT(0)}	Logical "0" Output Voltage	54C, $V_{CC} = 4.5 V$, $I_D = 360 \mu A$ 74C, $V_{CC} = 4.75 V$, $I_D = 360 \mu A$			0.4	v
	Output Drive (See 54C/74C Fa	mily Characteristics Data Sheet)				
ISOURCE	Output Source Current	$V_{CC} = 5.0 V, V_{IN(0)} = 0 V$ $T_A = 25^{\circ}C, V_{OUT} = 0 V$	- 1.75			mA
ISOURCE	Output Source Current	$V_{CC} = 10 V, V_{IN(0)} = 0 V$ T _A = 25°C, V _{OUT} = 0 V	-8.0			mA
I _{SINK}	Output Sink Current	$V_{CC} = 5.0V, V_{IN(1)} = 5.0V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	1.75			mA
I _{SINK}	Output Sink Current	$V_{CC} = 10 V, V_{IN(1)} = 10 V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	8.0			mA

1

.

MM54C74/MM74C74

ÿ

١

1

AC Electrical Characteristics $T_A = 25^{\circ}C$, $C_L = 50 \text{ pF}$, unless otherwise noted.						
	Parameter	Conditions	Min.	Тур.	Max.	Units
CIN	Input Capacitance	Any Input (See Note 2)		5.0		pF
t _{pd}	Propagation Delay Time to a Logical "0" t _{pd0} or Logical "1" t _{pd1} from Clock to Q or Q	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		180 70	300 110	ns ns
t _{pd}	Propagation Delay Time to a Logical "0" from Preset or Clear	$V_{CC} = 5.0V$ $V_{CC} = 10V$		180 70	300 110	ns ns
t _{pd}	Propagation Delay Time to a Logical "1" from Preset or Clear	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		250 100	400 150	ns ns
t _{s0} , t _{s1}	Time Prior to Clock Pulse that Data must be Present t _{SETUP}	$V_{CC} = 5.0V$ $V_{CC} = 10V$	100 40	50 20		ns ns
t _{H0} , t _{H1}	Time after Clock Pulse that Data must be Held	$V_{CC} = 5.0V$ $V_{CC} = 10V$		-20 -8.0	0 0	ns ns
t _{PW1}	Minimum Clock Pulse Width (t _{WL} = t _{WH})	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		100 40	250 100	ns ns
t _{PW2}	Minimum Preset and Clear Pulse Width	$V_{CC} = 5.0V$ $V_{CC} = 10V$		100 40	160 70	ns ns
t _r , t _f	Maximum Clock Rise and Fall Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	15.0 5.0			μS μS
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	2.0 5.0	3.5 8.0		MHz MHz
C _{PD}	Power Dissipation Capacitance	See Note 3	1	40		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance Is guaranteed by periodic testing.

Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note - AN-90.

Switching Time Waveforms

CMOS to CMOS



1-30



1-31