

# MM54C910/MM74C910 256 Bit TRI-STATE® Random Access Read/Write Memory

#### **General Description**

The MM54C910/MM74C910 is a 64 word by 4 bit random access memory. Inputs consist of six address lines, four data input lines, a WE, and a ME line. The six address lines are internally decoded to select one of 64 word locations. An internal address register latches the address information on the positive to negative transition of ME. The TRI-STATE® outputs allow for easy memory expansion.

Address Operation: Address inputs must be stable ( $t_{SA}$ ) prior to the positive to negative transition of  $\overline{ME}$ , and ( $t_{HA}$ ) after the positive to negative transition of  $\overline{ME}$ . The address register holds the information and stable address inputs are not needed at any other time.

Write Operation: Data is written into memory at the selected address if  $\overline{WE}$  goes low while  $\overline{ME}$  is low.  $\overline{WE}$  must be held low for  $t_{\overline{WE}}$  and data must remain stable  $t_{HD}$  after  $\overline{WE}$  returns high.

Read Operation: Data is nondestructively read from a memory location by an address operation with  $\overline{\text{WE}}$  held high.

TRI-STATE is a registered trademark of National Semiconductor Corp.

Outputs are in the TRI-STATE® (Hi-Z) condition when the device is writing or disabled.

#### **Features**

Supply voltage range

3.0 V to 5.5 V

■ High noise immunity

0.45 V<sub>CC</sub> (typ.)

■ TTL compatible fan out

1 TTL load

■ Input address register

■ Low power consumption

250 nW/package (typ.) (chip enabled or disabled)


■ Fast access time


250 ns (tvp.) at 5.0 V

■ TRI-STATE outputs


■ High voltage inputs

## **Logic and Connection Diagram**





Dual-In-Line Package



Absolute Maximum Ra	Operating Conditions				
Voltage at any Output Pin	$-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{CC}} + 0.3 \mathrm{V}$		Min.	Max.	Units
Voltage at any Input Pin	-0.3Vto +15 V	Supply Voltage (V <sub>CC</sub> )			
Package Dissipation	500 mW	MM54C910	4.5	5.5	٧
Operating V <sub>CC</sub> Range	3.0 V to 5.5 V	MM74C910	4.75	5.25	٧
Standby V <sub>CC</sub> Range	1.5 V to 5.5 V	Temperature (T <sub>A</sub> )			
Absolute Maximum V <sub>CC</sub>	6.0 V	MM54C910	-55	+125	°C
Lead Temperature (Soldering, 10 s	econds( 300°C	MM74C910	-40	+85	°C

#### **DC Electrical Characteristics**

Min./max. limits apply across the temperature and power supply range indicated

Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>IN(1)</sub> Logical "1" Input Voltage	Full Range	V <sub>CC</sub> - 1.5			V
V <sub>IN(0)</sub> Logical "0" Input Voltage	Full Range			0.8	V
I <sub>IN(1)</sub> Logical "1" Input Current	$V_{IN} = 15 V$ $V_{IN} = 5.0 V$	11.	0.005 0.005	2.0 1.0	μ <b>Α</b> μ <b>Α</b>
I <sub>IN(0)</sub> Logical "0" Input Current	$V_{ N} = 0 V$	-1.0	-0.005		μА
V <sub>OUT(1)</sub> Logical "1" Output Voltage	$I_{O} = -150 \mu\text{A}$ $I_{O} = -400 \mu\text{A}$	V <sub>CC</sub> - 0.5 2.4		<u> </u>	V V
V <sub>OUT(0)</sub> Logical "0" Output Voltage Output Current in High	$I_{O} = 1.6 \text{mA}$ $V_{O} = 5.0 \text{V}$		0.005	0.4 1.0	V μA
Impedance State	V <sub>O</sub> = 0 V	-1.0	-0.005		μΑ
I <sub>CC</sub> Supply Current	$V_{CC} = 5.0 \text{ V}$		5.0	300	μΑ

# AC Electrical Characteristics $T_A = 25$ °C, $V_{CC} = 5.0$ V, $C_L = 50$ pF

	Parameter		Min.	Тур.	Max.	Units
tACC	Access Time from Address			250	500	ns
t <sub>pd</sub>	Propagation Delay from ME			180	360	ns
tsa	Address Input Set-Up Time		140	70		ns
t <sub>HA</sub>	Address Input Hold Time		20	10		ns
<b>TME</b>	Memory Enable Pulse Width		200	100		ns
<b>IME</b>	Memory Enable Pulse Width		400	200		ns
t <sub>SD</sub>	Data Input Set-Up Time		0			ns
t <sub>HD</sub>	Data Input Hold Time	1	30	15		ns
<b>tWE</b>	Write Enable Pulse Width	ā	140	70		ns
t <sub>1H</sub> , t <sub>0</sub>	<sub>iH</sub> Delay to TRI-STATE® (Note 4)			100	200	ns
	Capacitance		<u> </u>			
C <sub>IN</sub>	Input Capacity Any Input (Note 2)	-8-		5.0	Ų.	pF
C <sub>OUT</sub>	Output Capacity Any Output (Note 2)			9.0		pF
C <sub>PD</sub>	Power Dissipation Capacity (Note 3)			350	0.00	pF

## AC Electrical Characteristics (cont'd) C<sub>L</sub> = 50 pF

Parameter		MM54C910 T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = 4.5 V to 5.5 V		MM74C910 $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$		Units
		Min.	Max.	Min.	Max.	
tACC	Access Time from Address		860		700	ns
t <sub>pd1</sub> , t <sub>pd0</sub>	Propagation Delay from ME		660		540	ns
tsa	Address Input Set-Up Time	200		160		ns
t <sub>HA</sub>	Address Input Hold Time	20		20		ns
<b>TME</b>	Memory Enable Pulse Width	280		260		ns ,
<b>TME</b>	Memory Enable Pulse Width	750		600		ns
t <sub>SD</sub>	Data Input Set-Up Time	0		0		ns
t <sub>HD</sub>	Data Input Hold Time	50		50		ns
twE	Write Enable Pulse Width	200		180		ns
t <sub>1H</sub> , t <sub>0H</sub>	Delay to TRI-STATE® (Note 4)	}	200		200	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C<sub>PD</sub> determines the no load AC power consumption for any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.

Note 4: See AC test circuit for t1H, t0H.


## **Typical Performance Characteristics**


## **Truth Table**




ME	WE	OPERATION	OUTPUTS
L	L	Write	TRI-STATE
L	н	Read	Data
н	L	Inhibit, Store	TRI-STATE
н	н	Inhibit, Store	TRI-STATE

#### **AC Test Circuit**






11H



All Other AC Tests

## **Switching Time Waveforms**



Note 1: MEMORY ENABLE must be brought high for  $t_{ME}$  cranoseconds between every address change Note 2.  $t_s$  =  $t_s$  = 20 ns for all inputs.