National Semiconductor

MM74C911 4-Digit Expandable Segment Display Controller

General Description

The MM74C911 display controller is an interface element with memory that drives a 4-digit, 8-segment LED display. The MM74C911 allows individual control of any segment in the 4-digit display. The number of segments per digit can be expanded without any external components. For example, two MM74C911's can be cascaded to drive a 16-segment alpha-numeric display.

The display controllers receive data information through 8 data lines a, b . . . DP, and digit information through 2 address inputs K1 and K2. The input data is written into the register selected by the address information when Chip Enable, CE, and Write Enable, WE, are low and is latched when either CE or WE return high. Data hold time is not required.

A self-contained internal oscillator sequentially presents the stored data to high drive (100 mA typ) TRI-STAT-ABLE output drivers which directly drive the LED dis-<u>play. The drivers are active when the control pin labeled</u> Segment Output Enable, SOE, is low and go into TRI-STATE[®] when SOE is high. This feature allows for duty cycle brightness control, or for disabling the output drive for power conservation. The digit outputs directly drive the base of the digit transistor when the control pin labeled Digit Input Output, DIO, is low. When DIO is high, the digit lines turn into inputs and the internal scanning multiplexer is disabled.

When any digit line is forced high by an external device, usually another MM74C911, the data information for that digit is presented to the output. In this manner, 16-segment alpha-numeric displays, 24 or 32-segment displays, or an array of discrete LED's can be controlled by the simple cascading of expandable segment display controllers. All inputs except digit inputs are TTL compatible and do not clamp input voltages above V_{CC}.

Features

- Direct segment drive (100 mA typ) TRI-STATABLE
- 4 registers addressed like RAM
- Internal oscillator and scanning circuit
- Direct base drive to digit transistor
- Segment expandability without external components
- TTL compatible inputs
- Power saver mode—5 µW (typ.)

Connection Diagram



Truth Tables

Input Control

CE	DIGIT ADDRESS		WE	OPERATION		
	К2	К1				
0	0	0	0	Write digit 1		
0	0	0	1	Latch digit 1		
0	0	1	0	Write digit 2		
0 -	0	1	1	Latch digit 2		
0	1	0	0	Write digit 3		
0	1	0	1	Latch digit 3		
0	1	1	0	Write digit 4		
0	1	1	1	Latch digit 4		
1	х	x	×	Disable writing		

Output Control

	DIO	SOE	DIGIT LINES				OPERATION	
	010	SUE	D4	D3	D2	D1	OFENATION	
	0	0.	R	R	R	R	Refresh display	
	0	1	R	R	R	R	Disable segment outputs	
	1	0	0	0	0	0	Digits are now inputs	
	1	0	0	0	0	1	Display digit 1	
-	1	0	0	0	1	0	Display digit 2	
1	1	0	0	1	0	0	Display digit 3	
	1	0	1	0	0	0	Display digit 4	
1	1	1	0	0	0	0	Power saver mode	
							L	

R = Refresh (digit lines sequentially pulsed) X = Don't care

Absolute Maximum Ratings (Notes 1 and 2)

-0.3V to V _{CC} + 0.3V
0.3V to +15V
-40°C to +85°C
-65°C to +150°C
Refer to PD(MAX) vs TA Graph
3V to 6V
6.5V
conds) 300°C

DC Electrical Characteristics Min/max limits apply at $-40^{\circ}C \le T_J \le +85^{\circ}C$, unless otherwise noted

	PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
VIN(1)	Logical "1" Input Voltage	V _{CC} = 5V	3.0			v
VIN(0)	Logical "O" Input Voltage				1.5	v
LIN(1)	Logical "1" Input Current	V _{CC} = 5V, V _{IN} = 15V		0.005	1.0	μA
1N(0)	Logical "O" Input Current	V _{CC} = 5V, V _{IN} = 0V	-1.0	-0.005		μΑ
ICC	Supply Current (Normal)	V _{CC} = 5V, Outputs Open		0.50	2.5	mA
ICC	Supply Current (Power Saver)	V _{CC} = 5V, SOE, DIO = "1", D1, D2, D3, D4 = "0"		1	600	μA
ΙΟυτ	TRI-STATE Output Current	V _O = 5V V _O = 0V	-10	0.03 -0.03	10	μA
CMOS/LP	TTL INTERFACE	· · · · · · · · · · ·			L	
VIN(1)	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} -2.0			v
VIN(0)	Logical "O" Input Voltage	V _{CC} = 4.75V			0.8	v
OUTPUT	DRIVE		-8-			
ISH	High Level Segment Current	$V_{CC} = 5V, V_{O} = 3.4V$ $T_{J} = 25^{\circ}C$ $T_{J} = 100^{\circ}C$	-60 -40	-100 -60		mA mA
ЮН	High Level Digit Current	$V_{CC} = 5V, V_O = 3V$ $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ $V_{CC} = 5V, V_O = 1V$ $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$	-10 -7 -15 -10	-20 -10 -40 -15		mA mA mA
VOUT(1)	Logical "1" Output Voltage, Any Digit	$V_{CC} = 5V, I_{O} = -360 \mu A$	4.6			v
VOUT(0)	Logical "0" Output Voltage, Any Output	V _{CC} = 5V, I _O = 360 μA			0.4 🖻	ν.
ALθ	Thermal Resistance	(Note 3)		100		°C/W

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range", they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltage reference to ground.

Note 3: $\theta_{\rm JA}$ measured in free-air with device soldered into printed circuit board.

MM74C911

.

AC Electrical Characteristics $V_{CC} = 5V$, $t_r = t_f = 20 \text{ ns}$, $C_L = 50 \text{ pF}$

AC Electrical characteristics $V_{CC} = 5V$, $t_r = t_f = 20$ ns, $C_L = 50$ pF								
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS		
tCW	Chip Enable to Write Enable Set-Up Time	Тј = 25°С Тј = 125°С	35 50	15 20		ns ns		
tAW	Address to Write Enable Set-Up Time	Тј = 25°С Тј = 125°С	35 50	15 20		ns ns		
tww	Write Enable Width	TJ = 25°C TJ = 125°C	400 450	225 250		ns ns		
tDW	Data to Write Enable Set-Up Time	Тј = 25°С Тј = 125°С	390 430	225 250		ns ns		
tWD	Write Enable to Data Hold Time	T」= 25°C T」= 125°C	0 0	-10 -15		ns ns		
tWA	Write Enable to Address Hold Time	T」= 25°C T」= 125°C	0 0	-10 -15		ns ns		
tWC	Write Enable to Chip Enable Hold Time	T၂ = 25°C TJ = 125°C	55 75	30 40		ns ns		
^t 1H, ^t 0H	Logical ''1'', Logical ''0'' Levels into TRI-STATE	RL = 10k, CL = 10 pF TJ = 25°C TJ = 125°C		275 325	500 600	ns ns		
tH1,tH0	TRI-STATE to Logical "1" or Logical "0" Levels	RL = 10k, CL = 50 pF TJ = 25°C TJ = 125°C	1	325 375	600 700	ns ns		
^t D1, ^t D0	Propagation Delay From Digit Input to Segment Output	T」= 25°C T」= 125°C		500 700	1000 1400	ns ns		
tlΒ	Interdigit Blanking Time	Тј = 25°С Тј = 125°С	5 10	10 20		μs μs		
fMUX	Multiplex Scan Frequency	Тј = 25°С Тј = 125°С		525 375		Hz Hz		
CIN	Input Capacitance	(Note 4)		5	7.5	pF		
COUT	TRI-STATE Output Capacitance	(Note 4)		30	50	рF		

Note 4: Capacitance guaranteed by periodic testing.

Switching Time Waveforms



Write Data Waveforms

TRI-STATE Waveforms



Switching Time Waveforms (Continued)

Multiplexing Output Waveforms



Read Data Waveforms



Note 1: All other digit lines are at a low level. DIO at a high level.

Functional Description

The MM74C911 display controller is manufactured on standard metal gate CMOS technology. A single 5V 74 series TTL supply can be used for power and should be bypassed at the V_{CC} pin to suppress current transients.

The digit outputs directly drive the base of a grounded emitter digit transistor without the need of a Darlington configuration. If an MM74C911 is driving a digit transistor and also supplying digit information to a cascaded MM74C911, base resistors are needed in the digit transistors to provide an adequate high level to the digit inputs of the cascaded MM74C911.

As seen in the block diagram, these display controllers contain four 8-bit registers; any one may be randomly

written into. In normal operation, the internal multiplexer scans the registers and refreshes the display. In cascaded operation, 1 MM74C911 serves as a master refresh device and cascaded MM74C911's are slaved to it through digit lines operating as inputs.

The MM74C911 appears to a microprocessor as memory and to the user as a self-scan display. Since every segment is under microprocessor control, great versatility is obtained.

Low power standby operation occurs with both \overline{SOE} and \overline{DIO} inputs high. This condition forces the MM74C911 to a quiescent state typically drawing less than 1 μ A of supply current with a standby supply voltage as low as 3V.

Block Diagram



Typical Performance Characteristics





Note 1: Segment outputs if shorted to ground will exceed maximum power dissipation of the device. Note 2: V_{CE} is the saturation voltage of the digit drive transistor.

Applications



Input Protection



Digit Output Structure





Segment Expansion







MM74C911

Applications (Continued)





MM74C911