

## Features

- 4 Decade Synchronous Up/Down Counter
- All Circuitry for Segments and Backplane of 4-Digit LCD
- Carry/Borrow Output Allows Ripple or Synchronous Cascading
- Schmitt Trigger Count Input
- Store and Reset Inputs Allow Operation as Frequency or Period Counter
- MM74C945 Provides Input to Select Display of MM74C945 Provid Counter or Latch
MM74C947 Provides Leading Zero Blanking Input MM74C947 Provides Leading Zero Blanking input


## Ordering Information

| PART | TEMP. RANGE | PACKAGE |
| :--- | :--- | :--- |
| MM74C945N | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MM 74 C 945 COH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MM $74 \mathrm{C} 945 \mathrm{C} / \mathrm{D}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice |
| MM74 C 947 N | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MM74C947CQH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MM $74 \mathrm{C} 947 \mathrm{C} / \mathrm{D}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice |



## 4 Digit Up/Down Counter/Decoder/Driver

## ABSOLUTE MAXIMUM RATINGS

|  |  | Operating VCc Range ........ Operating Temperature Range |  |  | $\begin{aligned} & \cdots 3.0 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Dissipation |  | Storage Temperature Range .........Lead Temperature (Soldering. 10 sec.) |  |  | $\begin{aligned} & -65^{\circ} \mathrm{C} \text { to }+160^{\circ} \mathrm{C} \\ & \cdots \cdots \cdots,+300^{\circ} \mathrm{C} \end{aligned}$ |
|  |  |  |  |  |  |
|  |  |  |  |  | $\begin{aligned} & \mathrm{C} \text { to }+160^{\circ} \mathrm{C} \\ & \ldots+300^{\circ} \end{aligned}$ |
| Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device refliability. |  |  |  |  |  |
| ELECTRICAL CHARACTERISTICS <br> Min/max limits apply across temperature range, unless otherwise |  |  |  |  |  |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| CMOS TO CMOS |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{T}_{+}}$Positive Going Threshold Voltage (Clock Only) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}(0-5) \mathrm{V}$ | 2.5 | 2.9 | 3.25 | V |
| $\mathrm{V}_{\mathrm{T}_{\text {- }}}$ Negative Going Threshold Voltage (Clock Only) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}(5-0) \mathrm{V}$ | 1.5 | 2.2 | 2.4 | v |
| Hysteresis ( $\mathrm{V}_{\mathrm{T}_{+}}-\mathrm{V}_{\mathrm{T}}$ ) (Clock Only) | $V_{\text {CC }}=5 \mathrm{~V}$ | 0.1 | 0.7 | 1.75 | v |
| Logical "1" Input Voltage (VIN(1) | $V_{C C}=5 \mathrm{~V}$ | 3.5 |  |  | V |
| Logical "0" Input Voltage ( $\mathrm{V}_{\text {IN }(0)}$ ) | $V_{C C}=5 \mathrm{~V}$ |  |  | 1.5 | V |
| Logical "1" Output Voltage ( $\mathrm{V}_{\text {OUT (1) }}$ ) (LZO and Carry) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A}$ | 4.5 |  |  | v |
| Logical "0" Output Voltage (V $\mathrm{V}_{\text {OUT (0) }}$ ) (LZO and Carry) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+10 \mu \mathrm{~A}$ |  |  | 0.5 | v |
| Clock Input Current \|IN' | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V} / 0 \mathrm{~V}$ |  | 0.005 | 1.0 | $\mu \mathrm{A}$ |
| Input Current @ Pins 27, 29, 31, 33, and 34 (Note 1) | $\begin{array}{r} V_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \\ \mathrm{~V}_{\text {IN }}=5 \mathrm{~V} \end{array}$ |  |  | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Oscillator Input Current (losL) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} / 5 \mathrm{~V}$ |  | $\pm 5$ | $\pm 15.0$ | $\mu \mathrm{A}$ |
| Supply Current (ICC) (Note 2) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} / 5 \mathrm{~V}$ |  | 10 | 60 | $\mu \mathrm{A}$ |
| Oscillator Input Voltage <br> $\mathrm{V}_{\mathrm{IH} \text { (OSC) }}$ <br> $\mathrm{V}_{\mathrm{IL}(\mathrm{OSC})}$ | When Driving Oscillator Pin with External Signal | 0.2 VCC |  | $\mathrm{V}_{\mathrm{cc}}-0.2$ | $v$ |
| DC Offset Voltage (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 25 | mV |
| CMOS/LPTTL INTERFACE |  |  |  |  |  |
| Logical "1" Input Voltage ( $\mathrm{V}_{1 \mathrm{~N}_{(0)} \text { ) }}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.5 \mathrm{~V}}$ |  |  | V |
| Logical "0" Input Voltage ( $\mathrm{V}_{1 \times(0)}$ ) | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |  |  | 0.8 | V |
| Logical "1" Output Voltage $\left(V_{\text {OUT (1) }}\right)($ LZO and Carry) | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ | 2.4 |  |  | v |
| Logical "0" Output Voltage (Vout (0) (LZO and Carry) | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, 10=+360 \mu \mathrm{~A}$ |  |  | 0.4 | v |
| OUTPUT DRIVE (SHORT CIRCUIT CURRENT) |  |  |  |  |  |
| Output Source Current (I ${ }_{\text {SOURCE }}$ )(LZO and Carry) | $\begin{aligned} & V_{C C}=5 V, V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.75 | 2.7 |  | mA |
| Output Sink Current $\left(I_{\text {SINK }}\right)$ (LZO and Carry) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.75 | 3.2 |  | mA |
| Output Source Current (I $I_{\text {SOURCE }}$ ) (Segment Outputs) | $\begin{aligned} & V_{C C}=5 V, V_{O U T}=O V \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.4 | 2.0 |  | mA |
| Output Sink Current (I $\mathrm{I}_{\text {IINK }}$ )(Segment Output) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.4 | 2.2 |  | mA |
| Output Source Current (I ${ }_{\text {source }}$ )(Backplane Output) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 12.6 | 15.0 |  | mA |
| Output Sink Current ( $I_{\text {SINK }}$ )(Backplane Output) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 12.6 | 20.0 |  | mA |
| Note 1: Does not apply to backplane and oscillator pins. Does apply to pin 30 on MM74C945. <br> Note 2: Display blanked. See Test Circuit. <br> Note 3: DC offset voltage is the effective DC voltage the LCD will have between any segment and the backplane |  |  |  |  |  |
| $2 \ldots 1$ _ |  |  |  |  |  |

## AC ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | Max | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Clock to Carry | $\mathrm{t}_{\mathrm{pdo}}, \mathrm{t}_{\mathrm{pd} 1}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ (Note 2) |  | 600 | 800 | ns |
| Maximum Clock Frequency | ${ }_{\text {f CLK }}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 2 | 3 |  | MHz |
| Clock Input Rise/Fall Time | $\mathrm{t}_{\text {r, }} \mathrm{t}_{\text {f }}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |  |  | No Limit |  |
| Reset Pulse Width | $t_{\text {wr }}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 180 | 50 |  | ns |
| Store Pulse Width | $\mathrm{t}_{\text {ws }}$ | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}$ | 150 | 50 |  | ns |
| Clock to Store Set-Up Time | $\mathrm{t}_{\text {suick. }}$ s) | $\mathrm{V}_{\text {cc }}=5.0 \mathrm{~V}$ | 500 | 120 |  | ns |
| Store to Reset Wait Time | $\mathrm{t}_{\text {SR }}$ | $\mathrm{V}_{\text {cc }}=5.0 \mathrm{~V}$ | 280 | 170 |  | ns |
| Enable to Clock Set-Up Time | $\mathrm{t}_{\text {SU(E, CK) }}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ (Note 3) | 600 | 400 |  | ns |
| Reset Removal | $\mathrm{t}_{\text {RR }}$ | $\mathrm{V}_{\text {cc }}=5.0 \mathrm{~V}$ | 50 | 0 |  | ns |
| Up/Down to Clock Set-Up Time | $\mathrm{t}_{\text {Su( }}$ ( $/ \mathrm{D} . \mathrm{CK}$ ) | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}$ (Note 4) | 600 | 400 |  | ns |
| Backplane Output Frequency | ${ }^{\text {f }}$ BP | $\text { Pin } 36 \text { Floating, }$ $V_{C C}=5.0 \mathrm{~V}$ |  | 85 |  | Hz |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | Logic Inputs (Note 1) |  | 5 |  | pF |
| Segment Rise/Fall Time | $\mathrm{t}_{\text {ris }}$ | $\mathrm{C}_{\text {Load }}=200 \mathrm{pF}$ |  | 0.5 |  | $\mu \mathrm{S}$ |
| Backplane Rise/Fall Time | $\mathrm{t}_{\text {rit }}$ | $\mathrm{C}_{\text {Load }}=5000 \mathrm{pF}$ |  | 1.5 |  | $\mu \mathrm{S}$ |
| Oscillator Frequency | $\mathrm{f}_{\text {osc }}$ | Pin 36 Floating, $V_{C C}=5.0 \mathrm{~V}$ |  | 11 |  | kHz |
| Propagation Delay Enable to Carry | $\mathrm{t}_{\mathrm{pd}}(\mathrm{E}, \mathrm{C})$ | $\mathrm{V}_{C \mathrm{C}}=5.0 \mathrm{~V}$ |  | 450 |  | ns |

Note 1: Does not apply to backplane and oscillator pins. Does apply to pin 30 on MM74C945.
$\begin{array}{ll}\text { Note 2: } & \text { National's MM74C945/947 is specified at } 60 \text { ns maximum. } \\ \text { Note 3: } & \text { National's MM74C945/947 is specified at } 140 \mathrm{~ns} \text { minimum }\end{array}$
$\begin{array}{lll}\text { Note 3: } & \text { National's MM74C945/947 is specified at } 140 \mathrm{~ns} \text { minimum. } \\ \text { Note 4: } & \text { National's MM74C945/947 is specified at } 300 \mathrm{~ns} \text { maximum. }\end{array}$


## 4 Digit Up／Down Counter／Decoder／Driver

| PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $V_{C C}$ | Positive power supply |
| $\begin{aligned} & \hline 2-4 \\ & 6-26 \\ & 37-40 \end{aligned}$ | Segment Outputs | These 28 pins directly drive LCD display segments．Segments A1－G1 drive the least significant digit， segments A4－G4 drive the 1000 s digit． |
| 5 | BACKPLANE | The backplane pin is both an input and an output．As an output it drives the LCD backplane with an internally generated backplane signal．The backplane pin is an input when the slave mode is selected by grounding pin 36，Oscillator． |
| 27 | UP／D／DOWN | This input controis the direction of counting．When high，counter counts up，when low，down． |
| 28 | CARRY | The CARRY output goes high when the ENABLE input is high and the counter is at 9999 counting up or at 0000 counting down．When the ENABLE input is low CARRY is low．This output may be used to ripple or synchronously cascade counters． |
| 29 | SELECT | When high，counter contents displayed．When low，latch contents displayed．MM74C945 only． |
| 30 | BLANKING | When high，entire display is blanked．MM74C945 only． |
| 29 | LZB IN | The MM74C947 displays leading zeroes when this pin is grounded．Connecting this pin to $V_{C C}$ enables leading zero blanking．The entire display will be blanked if this pin is high，the counter is at 0000 ，and the oscillator pin is grounded．If the oscillator pin is floating，the least significant digit A1－G1 will not blank．MM74C947 only． |
| 30 | LZB OUT | This output allows the proper blanking of cascaded counters．The LZB OUT goes high when all digits are blanked．MM74C947 only． |
| 31 | ENABLE | When this input is low，the counter is inhibited and the CARRY output will be low．When this input is high，the counter is enabled． |
| 32 | CLOCK | Every negative－going transition at the CLOCK input clocks the counter．This input has a Schmitt trigger to prevent multiple clocking with slow rate－of－fall inputs． |
| 33 | $\overline{\text { RESET }}$ | A low level at this input will reset the counter to 0000 ．This input is inactive when high． |
| 34 | Store | When the STORE input is low，the latches are transparent and the counter contents are displayed． When this input is high，the data is latched． |
| 35 | GROUNO | The negative power supply input． |
| 36 | OSCILLATOR | When this pin is left floating，the chip oscillator will free－run at approximately 11 kHz ．Connecting an external capacitor between this pin and either power supply will lower the oscillator frequency as shown in the Typical Characteristics graphs．The oscillator may be overdriven but care must be taken to avoid swinging too close to ground．Grounding this pin puts the chip into the backplane slave mode making pin 5，BACKPLANE，into an input，and on the MM74C947 allowing the least significant digit to leading zero blank． |

## TABLE 1．TYPICAL LCD DISPLAYS

| MANUFACTURER | PART NUMBER | $\begin{aligned} & \text { DIGIT } \\ & \text { HEIGHT } \end{aligned}$ | NUMBER OF DIGITS |
| :---: | :---: | :---: | :---: |
| Epson <br> （213）534－0360 | LD－H7924 | 0．350＂ | 41／2 |
|  | LD－H7916 | 0．500＂ | 4 |
|  | LD－K7994 | 0．700＂ | 4 |
| LXD | 44D3F－85 | 0．800＂ | $41 / 2$ |
| （216）292－3300 | 44D3F－45 | $0.400^{\prime \prime}$ | 41／2 |
| Hamlin | 3909 | $0.400^{\prime \prime}$ | 4／20 |
| （414）648－2361 | 3912 | 0．800＂ | 41／2 |
| AND | FE0202W－DU | $0.500^{\prime \prime}$ | 崖 |
| （415）347－9916 | FE0206W－DU | 0．400＂ | 41／2 |



Figure 1．Carry Timing

## 4 Digit Up／Down Counter／Decoder／Driver

## Applications Information

Display Drive Circuitry Description The MM 74C945 and MM 74C947 have 28 segment outputs and a backplane input－output which directly rive a 4－digit seven－segment LCD display．The seq matched rise and fall times which eliminates any DC omponent of the display signals maximizing display life．
The backplane driver may be disabled by connecting The oscillator pin to ground In this mode the back plane pin becomes an input，and the display waveforms will be synchronized with the signal applied to the pin Several chips may be ganged in this manner，allowing the use of single－backplane displays with four，eight， delve，etc digits where one our－digit counter drive he backplane and the rest are slaved to it

On the MM74C947，which implements leading zero blanking，the oscillator pin also controls the blanking o he least significant digit，when the oscillator pin is pot blank and when the oscillator pin is grounded the entire display will blank when the latch contents of all our digits are zero and the Leading Zero Blanking input is high．In order to cascade counters and have leading zero blanking operate correctly，the least－sig nificant counter should be the backplane master，with he other counters as slaves．

An on－board oscillator and divider chain generate the backplane and segment timing．The oscillator typically runs at 11 kHz resulting in a backplane frequency o 85 Hz ．The oscillator may be slowed by connecting capacitor or the oscillator pin may be overdriver pow external signal．When overdriving the oscillator ensure hat the input waveform does not swing close to ground to avoid putting the device into backplane slave mode See VIH（OSC）and VIL（OSC）specifications．


## Counter Circuitry Description

 The MM 74C945／7 are synchronous four－decade up down counters．A high level on the UP／DOWN input causes the counter to count up，while a low level at this put causes the counter to count down．The counter indexes on the negative－going edge of the CLOCK period when the counter is at 9999 in up mode or 0000 in down mode．On the Maxim devices，the CARRY output will not go high if the ENABLE input is low．This insures that synchronous cascading does not allow he higher－order digits to count incorrectly as can occur with the original manufacturer＇s device when the ow－order counter ENABLE input is low and the applications figures，the CARRY output allows synchro－ nous or ripple cascadingThe $\overline{\mathrm{RESET}}$ and ENABLE inputs are provided to allow these counters to perform frequency and period med these counters to perform frequency and period med is taken low，and the counter（including the CARR output）is disabled when the ENABLE input is taken ow．
The counter outputs are latched．The latches are transparent and the display will follow the counter hen the STORE input is low．The latches store the counter outputs when the STORE input is taken high On the MM 74C945 the SELECT input allows the counter or latch to be selected for display．When the SELECT input is high，the counter contents are dis played，and when low，the latch contents are displayed The BLANKING input on the MM 74C945 blanks th not implement leading zero blanking
On the MM 74C947 the latch contents are always displayed，but the decoders include leading zero counters to leading zero blank properly．When the L2B N pin is low，leading zero blanking is inhibited．When the LZB IN is high，the device will blank leading zero except for the least－significant digit when the oscillate in is open（backplane master）．When the oscillator pin grounded（backplane slave）the device will blank a digits when in 0000，and the LZB OUT will go high

ロ12ヨ4567日

## 4 Digit Up/Down Counter/Decoder/Driver





